PulseRain / Arduino_RISCV_IDELinks
PulseRain RISC-V board manager package for Arduino IDE
☆13Updated 3 years ago
Alternatives and similar repositories for Arduino_RISCV_IDE
Users that are interested in Arduino_RISCV_IDE are comparing it to the libraries listed below
Sorting:
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- Connecting FPGA and MCU using Ethernet RMII☆23Updated 9 years ago
- The program for USB-Blaster Chinese version on STM32 works with☆31Updated 7 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆39Updated 2 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆92Updated 3 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆18Updated 6 years ago
- Open Source ZYNQ Board☆31Updated 9 years ago
- ☆25Updated 3 years ago
- PulseRain FP51 MCU, with peripherals☆15Updated 7 years ago
- SEA-S7_gesture recognition☆16Updated 4 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 4 years ago
- ☆17Updated 6 years ago
- turbo 8051☆29Updated 7 years ago
- FPGA SDR platform: AD9963 + XC6SLX9 + CY7C68013☆17Updated 11 years ago
- Connecting FPGA and Arduino using SPI.☆25Updated 3 years ago
- ☆17Updated 4 years ago
- Open Hardware Zynq System on Module☆29Updated 9 years ago
- Release KiteRF is a SDR system with K210 & FPGA & ESP32 as its core controller, which make SDR more intelligent, portable and cheap.☆25Updated 5 years ago
- ESP8266 Xilinx Virtual Cable - wifi JTAG☆39Updated 4 years ago
- A multiple interface (intel 8080, 3-wire SPI, DPI RGB ) 5 inch TFT LCD capacitive touch screen which is compatible with teraisc DE-serie…☆20Updated 4 years ago
- FTDI EEPROM User Area Writer For Xilinx JTAG Programmer☆12Updated 11 years ago
- USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569☆26Updated 2 years ago
- AVR Core☆12Updated 10 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- 蚂蚁S9矿板移植pynq2.5☆28Updated 4 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆28Updated 8 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆22Updated 4 years ago
- ☆19Updated 4 years ago