nucleisys / n200-doc
Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php
☆25Updated 4 years ago
Alternatives and similar repositories for n200-doc
Users that are interested in n200-doc are comparing it to the libraries listed below
Sorting:
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- Deprecated, please use https://github.com/Nuclei-Software/nuclei-sdk☆20Updated 4 years ago
- PulseRain Rattlesnake - RISCV RV32IMC Soft CPU☆34Updated 5 years ago
- Yet another free 8051 FPGA core☆34Updated 6 years ago
- The GNU MCU Eclipse RISC-V Embedded GCC☆78Updated 5 years ago
- turbo 8051☆29Updated 7 years ago
- ☆14Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- The directory to save GD32VF103 DataSheets☆19Updated 4 years ago
- The directory to save Bumblebee core's documents, just for GD32VF103 RISC-V Core☆41Updated 4 years ago
- USB 1.1 Host and Function IP core☆22Updated 10 years ago
- A Voila-Jones face detector hardware implementation☆32Updated 6 years ago
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆29Updated 5 years ago
- Simple mono FM Radio.☆47Updated 8 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆92Updated 3 years ago
- 8051 core☆104Updated 10 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆26Updated 6 years ago
- SDIO Device Verilog Core☆22Updated 6 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆13Updated last year
- USB 2.0 Device IP Core☆66Updated 7 years ago
- ☆31Updated this week
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆32Updated 5 years ago
- QSPI for SoC☆22Updated 5 years ago
- ☆25Updated 3 years ago
- SEA-S7_gesture recognition☆15Updated 4 years ago
- 平头哥无剑100开源SoC平台(双核E902,安全启动,BootROM,IOPMP,Mailbox,RSA-2048,SHA-2, WS2812,Flash)☆18Updated last year
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆24Updated last year
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆126Updated 5 years ago