rongcuid / riscv-megaprojectLinks
A series of (practise) projects of RISC-V cores. All cores will support at least the I instruction set. Expect bugs/limitations for earlier ones
☆28Updated 6 years ago
Alternatives and similar repositories for riscv-megaproject
Users that are interested in riscv-megaproject are comparing it to the libraries listed below
Sorting:
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- Light-weight RISC-V RV32IMC microcontroller core.☆105Updated 8 years ago
- The GNU MCU Eclipse RISC-V Embedded GCC☆79Updated 5 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 4 years ago
- FPGA implementation of the 8051 Microcontroller (Verilog)☆49Updated 10 years ago
- A RISCV Emulator written in Python☆46Updated 2 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆123Updated 3 years ago
- 国产VU13P加速卡资料☆77Updated 5 months ago
- Hardware design with Chisel☆34Updated 2 years ago
- 8051 core☆107Updated 11 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆188Updated 5 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆112Updated 4 years ago
- LicheeTang 蜂鸟E203 Core☆197Updated 6 years ago
- ☆40Updated 5 years ago
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Updated 2 years ago
- Yet another free 8051 FPGA core☆35Updated 6 years ago
- Linux0.11 with MMU for K210(RISC-V) Version☆91Updated 5 years ago
- turbo 8051☆29Updated 8 years ago
- OpenXuantie - OpenE906 Core☆140Updated last year
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆109Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆139Updated last year
- ☆19Updated 5 years ago
- RV64GC Linux Capable RISC-V Core☆33Updated last month
- Helper scripts used to clone RISC-V related git repos inside China.☆15Updated 4 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆73Updated last year
- RISC-V Summit China 2023☆40Updated last year
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year