rongcuid / riscv-megaproject
A series of (practise) projects of RISC-V cores. All cores will support at least the I instruction set. Expect bugs/limitations for earlier ones
☆29Updated 6 years ago
Alternatives and similar repositories for riscv-megaproject
Users that are interested in riscv-megaproject are comparing it to the libraries listed below
Sorting:
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- ☆18Updated 4 years ago
- Light-weight RISC-V RV32IMC microcontroller core.☆104Updated 8 years ago
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Updated 4 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 4 years ago
- ☆40Updated 4 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Updated 2 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆32Updated 5 years ago
- ☆31Updated 2 months ago
- 8051 core☆104Updated 10 years ago
- 国产VU13P加速卡资料☆73Updated 2 months ago
- ☆36Updated 6 years ago
- ☆14Updated 5 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆135Updated 11 months ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆69Updated 3 years ago
- USB1.1 Host Controller + PHY☆14Updated 3 years ago
- turbo 8051☆29Updated 7 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆26Updated 6 years ago
- A MCU implementation based PODES-M0O☆18Updated 5 years ago
- Make Baidu EdgeBoard Lite as a general Zynq FPGA development board☆25Updated last year
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆55Updated 10 months ago
- Yet another free 8051 FPGA core☆34Updated 6 years ago
- ☆22Updated 8 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆40Updated last year
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆37Updated 3 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆118Updated 2 years ago
- Verilog极简教程☆36Updated 6 years ago
- LicheeTang FPGA Examples☆122Updated 5 years ago
- USB 1.1 Host and Function IP core☆22Updated 10 years ago