rongcuid / riscv-megaprojectLinks
A series of (practise) projects of RISC-V cores. All cores will support at least the I instruction set. Expect bugs/limitations for earlier ones
☆29Updated 6 years ago
Alternatives and similar repositories for riscv-megaproject
Users that are interested in riscv-megaproject are comparing it to the libraries listed below
Sorting:
- The GNU MCU Eclipse RISC-V Embedded GCC☆79Updated 5 years ago
- Light-weight RISC-V RV32IMC microcontroller core.☆104Updated 8 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 4 years ago
- ☆40Updated 4 years ago
- LicheeTang 蜂鸟E203 Core☆197Updated 6 years ago
- Linux0.11 with MMU for K210(RISC-V) Version☆90Updated 5 years ago
- 8051 core☆107Updated 11 years ago
- 国产VU13P加速卡资料☆73Updated 4 months ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- ☆23Updated 8 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆185Updated 5 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- riscv资料、论文等☆143Updated 6 years ago
- ☆14Updated 5 years ago
- OpenXuantie - OpenE906 Core☆139Updated last year
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆111Updated 4 years ago
- FPGA implementation of the 8051 Microcontroller (Verilog)☆49Updated 10 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- Yet another free 8051 FPGA core☆35Updated 6 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆121Updated 2 years ago
- DEPRECATED: Please update to risc-none-elf-gcc-xpack☆124Updated 2 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆58Updated last year
- A RISCV Emulator written in Python☆45Updated 2 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- Helper scripts used to clone RISC-V related git repos inside China.☆15Updated 4 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆138Updated last year
- PulseRain Rattlesnake - RISCV RV32IMC Soft CPU☆34Updated 5 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆159Updated last year