rongcuid / riscv-megaproject
A series of (practise) projects of RISC-V cores. All cores will support at least the I instruction set. Expect bugs/limitations for earlier ones
☆30Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for riscv-megaproject
- Light-weight RISC-V RV32IMC microcontroller core.☆103Updated 7 years ago
- The GNU MCU Eclipse RISC-V Embedded GCC☆77Updated 5 years ago
- Helper scripts used to clone RISC-V related git repos inside China.☆14Updated 4 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 3 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆23Updated last year
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆38Updated 4 months ago
- ☆39Updated 4 years ago
- ☆18Updated 4 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆54Updated last year
- ☆14Updated 5 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆123Updated 5 years ago
- Devotes to open source FPGA☆28Updated 4 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆107Updated 2 years ago
- download from opencores.org☆13Updated 6 years ago
- 8051 core☆99Updated 10 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆75Updated 4 years ago
- A MCU implementation based PODES-M0O☆18Updated 4 years ago
- A RISCV Emulator written in Python☆44Updated last year
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆29Updated 3 years ago
- 国产VU13P加速卡资料☆58Updated 6 months ago
- ☆35Updated 6 years ago
- SPI-Flash XIP Interface (Verilog)☆35Updated 3 years ago
- Simple mono FM Radio.☆46Updated 8 years ago
- Yet another free 8051 FPGA core☆29Updated 6 years ago
- Share JTAG chain within RISCV core and Xilinx FPGA.☆9Updated 5 years ago
- ☆31Updated last year
- XUP Basys3 Boards' LIBs and Projects☆27Updated 7 years ago