rongcuid / riscv-megaproject
A series of (practise) projects of RISC-V cores. All cores will support at least the I instruction set. Expect bugs/limitations for earlier ones
☆29Updated 6 years ago
Alternatives and similar repositories for riscv-megaproject:
Users that are interested in riscv-megaproject are comparing it to the libraries listed below
- ☆40Updated 4 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 4 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- ☆36Updated 6 years ago
- Light-weight RISC-V RV32IMC microcontroller core.☆104Updated 8 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆52Updated 9 months ago
- A MCU implementation based PODES-M0O☆18Updated 5 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆23Updated last year
- 国产VU13P加速卡资料☆68Updated 3 weeks ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆114Updated 2 years ago
- ☆18Updated 4 years ago
- 8051 core☆103Updated 10 years ago
- ☆14Updated 7 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆132Updated 9 months ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- Hardware design with Chisel☆31Updated 2 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆25Updated 6 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆103Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆31Updated 5 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆44Updated last year
- Make Baidu EdgeBoard Lite as a general Zynq FPGA development board☆24Updated last year
- ☆31Updated 3 weeks ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆60Updated last year
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆10Updated 2 years ago
- ☆14Updated 5 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆111Updated 4 years ago
- YPCB-00338-1P1 Hack☆26Updated 3 months ago