Hardware implementation of ORAM
☆26Jul 12, 2017Updated 9 years ago
Alternatives and similar repositories for oram
Users that are interested in oram are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Recursive unified ORAM☆15Sep 23, 2015Updated 11 years ago
- Path ORAM reference implementation☆37Jul 25, 2020Updated 6 years ago
- FPGA related files for ORAM☆13Sep 23, 2015Updated 11 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- Notary: A Device for Secure Transaction Approval 📟☆30Feb 1, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 4 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- ORAM and related for Intel SGX enclaves☆55Updated this week
- Path ORAM is a simple oblivious RAM algorithm. While using cloud platform or any other insecure memory, attack can be made using the acce…☆28Mar 17, 2019Updated 7 years ago
- SystemVerilog file list pruner☆19Sep 14, 2026Updated 3 weeks ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 6 years ago
- This repository provides python code for privacy preserving image classification based on fully homomorphic encryption (FHE).☆12Sep 20, 2019Updated 7 years ago
- Open-source library for ORAM implementations☆12Apr 15, 2020Updated 6 years ago
- Research on fee markets and resource allocation in blockchains.☆10Mar 14, 2023Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Python-based Oblivious RAM☆29Nov 25, 2019Updated 6 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆36Sep 30, 2020Updated 6 years ago
- Repository for building the Sharemind SDK☆16Sep 18, 2023Updated 3 years ago
- shared aggregator chain that accepts transactions from many different "lazy" chains and post them on Celestia☆15Apr 17, 2023Updated 3 years ago
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- OpenPiton Design Benchmark☆30Mar 6, 2023Updated 3 years ago
- Proof of concept for a Frequent Batch Auction on Suave.☆16Jul 4, 2024Updated 2 years ago
- Code for paper "Accelerating Federated Learning for IoT in Big Data Analytics with Pruning, Quantization and Selective Updating"☆13Jul 22, 2026Updated 2 months ago
- Threshold Logical Clocks and Que Sera Consensus☆28Jul 27, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Nov 24, 2019Updated 6 years ago
- ☆12Mar 22, 2022Updated 4 years ago
- Byzantine-robust Federated Learning☆16Sep 21, 2023Updated 3 years ago
- Characterizer☆39Aug 26, 2026Updated last month
- FPGA synthesis tool powered by equality saturation and program synthesis.☆15Jan 9, 2026Updated 9 months ago
- ☆30Jan 28, 2025Updated last year
- ExtendJ is a Java compiler implemented in reference attribute grammars using JastAdd.☆14Updated this week
- Fully Homomorphic Encryption☆29Mar 18, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13Aug 12, 2022Updated 4 years ago
- Securing System Logs With Intel SGX☆17Mar 31, 2017Updated 9 years ago
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- Multiple approaches to statistical simulation for computer architects☆15Jun 1, 2020Updated 6 years ago
- ☆14Jun 21, 2026Updated 3 months ago
- RISC-V port of GDB☆16Mar 9, 2026Updated 7 months ago
- Proposal for the next generation of course-oriented IR.☆10Dec 24, 2021Updated 4 years ago