ascend-secure-processor / oramLinks
Hardware implementation of ORAM
☆24Updated 8 years ago
Alternatives and similar repositories for oram
Users that are interested in oram are comparing it to the libraries listed below
Sorting:
- FPGA related files for ORAM☆14Updated 10 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Updated last year
- Recursive unified ORAM☆15Updated 10 years ago
- Integer Multiplier Generator for Verilog☆23Updated 7 months ago
- FIPS 202 compliant SHA-3 core in Verilog☆23Updated 5 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆37Updated 5 years ago
- Defense/Attack PUF Library (DA PUF Library)☆55Updated 5 years ago
- Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)☆65Updated 5 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Updated 7 months ago
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 4 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆24Updated last year
- A Modeling and Verification Platform for SoCs using ILAs☆81Updated last year
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆28Updated 12 years ago
- Chisel module for performing Multi-Scalar Multiplication☆13Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 4 months ago
- Intel Homomorphic Encryption Acceleration Library for FPGAs, including open source implementation of FPGA kernels for accelerating NTT, I…☆108Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- ILA Model Database☆24Updated 5 years ago
- ☆36Updated 6 years ago
- ☆82Updated last year
- SCARV: a side-channel hardened RISC-V platform☆22Updated 4 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- ☆29Updated 8 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆143Updated 2 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 6 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- Code repository for Coppelia tool☆23Updated 5 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆68Updated 3 years ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆101Updated this week