Hardware implementation of ORAM
☆24Jul 12, 2017Updated 9 years ago
Alternatives and similar repositories for oram
Users that are interested in oram are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Official Code Implementation for the CCS 2022 Paper "On the Privacy Risks of Cell-Based NAS Architectures"☆11Nov 21, 2022Updated 3 years ago
- Recursive unified ORAM☆15Sep 23, 2015Updated 10 years ago
- Path ORAM reference implementation☆37Jul 25, 2020Updated 6 years ago
- FPGA related files for ORAM☆13Sep 23, 2015Updated 10 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Notary: A Device for Secure Transaction Approval 📟☆30Feb 1, 2025Updated last year
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 4 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- ORAM and related for Intel SGX enclaves☆55Sep 4, 2023Updated 2 years ago
- Path ORAM is a simple oblivious RAM algorithm. While using cloud platform or any other insecure memory, attack can be made using the acce…☆28Mar 17, 2019Updated 7 years ago
- SystemVerilog file list pruner☆18Aug 2, 2026Updated last week
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 6 years ago
- training SNN with Resume algorithm☆10Nov 15, 2019Updated 6 years ago
- This repository provides python code for privacy preserving image classification based on fully homomorphic encryption (FHE).☆12Sep 20, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Decoder implementation using verilog (hardware) and Cpp (software)☆15Feb 18, 2026Updated 5 months ago
- pytorchTocaffe☆11Mar 18, 2020Updated 6 years ago
- Repository for building the Sharemind SDK☆16Sep 18, 2023Updated 2 years ago
- Python2 / Brian2 implementation (attempt) of Normalized Approximate Descent based Supervised Learning Rule.☆12Feb 10, 2023Updated 3 years ago
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- OpenPiton Design Benchmark☆28Mar 6, 2023Updated 3 years ago
- Code for paper "Accelerating Federated Learning for IoT in Big Data Analytics with Pruning, Quantization and Selective Updating"☆13Jul 22, 2026Updated 2 weeks ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆27Feb 24, 2026Updated 5 months ago
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 586 compatible soft core for FPGA in verilog with AXI4 interface☆16Oct 15, 2016Updated 9 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Nov 24, 2019Updated 6 years ago
- ☆12Mar 22, 2022Updated 4 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆156Jul 25, 2026Updated 2 weeks ago
- Official code of IEEE TPAMI "PhysMLE: Generalizable and Priors-Inclusive Multi-task Remote Physiological Measurement"☆16Sep 14, 2025Updated 10 months ago
- ☆28Jan 28, 2025Updated last year
- Characterizer☆39Jun 26, 2026Updated last month
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 7 months ago
- ExtendJ is a Java compiler implemented in reference attribute grammars using JastAdd.☆13Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- MIDAS Public Release☆11Nov 27, 2018Updated 7 years ago
- ☆13Aug 12, 2022Updated 3 years ago
- ☆15Mar 22, 2024Updated 2 years ago
- SCADA network attack datasets and process logs☆20May 2, 2017Updated 9 years ago
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- Multiple approaches to statistical simulation for computer architects☆14Jun 1, 2020Updated 6 years ago
- ☆13Jun 21, 2026Updated last month