ascend-secure-processor / oram
Hardware implementation of ORAM
☆22Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for oram
- FPGA related files for ORAM☆12Updated 9 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆17Updated 4 years ago
- Recursive unified ORAM☆14Updated 9 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆27Updated 8 months ago
- A fault-injection framework using Chisel and FIRRTL☆33Updated last year
- Integer Multiplier Generator for Verilog☆16Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆13Updated 2 weeks ago
- SCARV: a side-channel hardened RISC-V platform☆18Updated 3 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆22Updated last year
- ☆19Updated 4 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- VexRiscv reference platforms for the pqriscv project☆15Updated 8 months ago
- ☆76Updated 8 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆18Updated this week
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆18Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Implementation of an RSA VDF evaluator targeting FPGAs.☆47Updated 5 years ago
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago
- Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)☆55Updated 4 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆21Updated last month
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆34Updated 3 years ago
- ☆11Updated last year
- RTLCheck☆17Updated 6 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆31Updated 3 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated last year
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆60Updated last year