ascend-secure-processor / oram
Hardware implementation of ORAM
☆22Updated 7 years ago
Alternatives and similar repositories for oram
Users that are interested in oram are comparing it to the libraries listed below
Sorting:
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆31Updated last year
- Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)☆60Updated 4 years ago
- Recursive unified ORAM☆14Updated 9 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆19Updated 4 years ago
- FPGA related files for ORAM☆13Updated 9 years ago
- ☆36Updated 8 months ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 7 months ago
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆17Updated 3 years ago
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last week
- Defense/Attack PUF Library (DA PUF Library)☆49Updated 5 years ago
- FPGA implementation of a physical unclonable function for authentication☆32Updated 8 years ago
- A Hardware Implemented Poseidon Hasher☆18Updated 3 years ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆24Updated this week
- ☆14Updated 2 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- Integer Multiplier Generator for Verilog☆22Updated last year
- Intel Homomorphic Encryption Acceleration Library for FPGAs, including open source implementation of FPGA kernels for accelerating NTT, I…☆103Updated 2 years ago
- ☆81Updated last year
- Intel’s HERACLES accelerator introduces a new set of fundamental instructions, the Polynomial Instructions Set Architecture (P-ISA) that …☆34Updated this week
- ☆14Updated 7 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆25Updated 7 months ago
- ☆23Updated last year
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- Verilog Hardware Design of Ascon☆22Updated 3 weeks ago
- Heterogeneous simulator for DECADES Project☆32Updated 11 months ago
- ☆27Updated 4 years ago
- Verilog RTL Implementation of DNN☆10Updated 6 years ago
- Minimal RISC Extensions for Isolated Execution☆52Updated 5 years ago