Hardware implementation of ORAM
☆24Jul 12, 2017Updated 8 years ago
Alternatives and similar repositories for oram
Users that are interested in oram are comparing it to the libraries listed below
Sorting:
- Official Code Implementation for the CCS 2022 Paper "On the Privacy Risks of Cell-Based NAS Architectures"☆11Nov 21, 2022Updated 3 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- FPGA related files for ORAM☆14Sep 23, 2015Updated 10 years ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆23Updated this week
- Recursive unified ORAM☆15Sep 23, 2015Updated 10 years ago
- Path ORAM is a simple oblivious RAM algorithm. While using cloud platform or any other insecure memory, attack can be made using the acce…☆26Mar 17, 2019Updated 6 years ago
- Implementation of S3ORAM (CCS'17 & ACM TOPS'20)☆19Oct 24, 2022Updated 3 years ago
- Notary: A Device for Secure Transaction Approval 📟☆28Feb 1, 2025Updated last year
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 10 months ago
- mRNA☆26Mar 16, 2021Updated 4 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- OpenPiton Design Benchmark☆28Mar 6, 2023Updated 2 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 3 years ago
- MAESTRO binary release☆22Nov 14, 2019Updated 6 years ago
- ☆33Nov 6, 2024Updated last year
- Python-based Oblivious RAM☆29Nov 25, 2019Updated 6 years ago
- Characterizer☆31Nov 19, 2025Updated 3 months ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆37Jun 17, 2025Updated 8 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- ☆12Aug 12, 2022Updated 3 years ago
- Threshold Logical Clocks and Que Sera Consensus☆28Jul 27, 2023Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- Implementation of the model from "Faster sorting algorithms discovered using deep reinforcement learning" that discovered an all-new ult…☆11Aug 29, 2023Updated 2 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- AppCoins is a blockchain-based protocol for the App Economy supported by the Aptoide App Store, and the first ICO serving 200 million us…☆12May 22, 2018Updated 7 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Path ORAM reference implementation☆35Jul 25, 2020Updated 5 years ago
- ☆44Oct 27, 2025Updated 4 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Jan 13, 2023Updated 3 years ago
- CGRA framework with vectorization support.☆44Updated this week
- ROACH2 hardware gerbers, layout and bom☆11May 31, 2013Updated 12 years ago
- FDTD 3D simulator that generates s-parameters from OFF geometry files using one or more GPUs☆15Jan 16, 2023Updated 3 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- GooSig: short signatures from RSA that hide the signer's RSA public key☆12Jan 8, 2020Updated 6 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- This is a mirror of the main Bitbucket repository. Issue tracking is done on Bitbucket☆12Jun 29, 2022Updated 3 years ago
- Verilog implementation of MC68851 Memory Management Unit☆13Feb 26, 2018Updated 8 years ago