ascend-secure-processor / oram
Hardware implementation of ORAM
☆22Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for oram
- Recursive unified ORAM☆14Updated 9 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆27Updated 9 months ago
- FPGA related files for ORAM☆12Updated 9 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆18Updated 4 years ago
- Integer Multiplier Generator for Verilog☆17Updated last year
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆34Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated last year
- SCARV: a side-channel hardened RISC-V platform☆18Updated 3 years ago
- FPGA implementation of a physical unclonable function for authentication☆32Updated 7 years ago
- VexRiscv reference platforms for the pqriscv project☆15Updated 8 months ago
- Implementation of an RSA VDF evaluator targeting FPGAs.☆47Updated 5 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- A Hardware Implemented Poseidon Hasher☆18Updated 2 years ago
- Memory consistency model checking and test generation library.☆13Updated 8 years ago
- Code repository for Coppelia tool☆20Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆18Updated 3 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆21Updated last month
- ☆20Updated 4 years ago
- ☆13Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- RTLCheck☆17Updated 6 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆20Updated 2 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆31Updated 4 months ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated last month
- SCARV: a side-channel hardened RISC-V platform☆24Updated last year
- Open source RTL simulation acceleration on commodity hardware☆22Updated last year
- ☆14Updated 7 years ago