ascend-secure-processor / oramLinks
Hardware implementation of ORAM
☆24Updated 8 years ago
Alternatives and similar repositories for oram
Users that are interested in oram are comparing it to the libraries listed below
Sorting:
- FPGA related files for ORAM☆14Updated 10 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Updated last year
- Recursive unified ORAM☆15Updated 10 years ago
- Defense/Attack PUF Library (DA PUF Library)☆54Updated 5 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆140Updated 2 years ago
- Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)☆63Updated 5 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆27Updated 5 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- ☆81Updated last year
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 6 years ago
- Integer Multiplier Generator for Verilog☆23Updated 5 months ago
- Code repository for Coppelia tool☆23Updated 5 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- XCrypto: a cryptographic ISE for RISC-V☆92Updated 2 years ago
- Chisel module for performing Multi-Scalar Multiplication☆13Updated 3 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆23Updated 5 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆81Updated last year
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- ☆29Updated 8 years ago
- FPGA-based stochastic gradient descent (powered by ZipML - Low-precision machine learning on reconfigurable hardware)☆33Updated 5 years ago
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- ☆26Updated 2 years ago
- SCARV: a side-channel hardened RISC-V platform☆22Updated 4 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 9 years ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆40Updated last month
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- The OpenPiton Platform☆28Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago