For-up / SEA-S7GuessLinks
SEA-S7_gesture recognition
☆16Updated 4 years ago
Alternatives and similar repositories for SEA-S7Guess
Users that are interested in SEA-S7Guess are comparing it to the libraries listed below
Sorting:
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆56Updated 3 months ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆17Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆10Updated 7 years ago
- Colorspace conversion, gamma correction, and more -- all integrated within a MIPI-to-HDMI pipeline in FPGA.☆30Updated 4 years ago
- minimal code to access ps DDR from PL☆20Updated 5 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆12Updated 6 years ago
- Simple mono FM Radio.☆48Updated 8 years ago
- ☆20Updated 4 years ago
- Vivado project for the SP701 Imaging application project☆13Updated 5 years ago
- kintex7 ov13850 fpga mipi camera☆18Updated last year
- Open source zynq platform☆18Updated 7 years ago
- QSPI for SoC☆22Updated 5 years ago
- Imaging application using MIPI and DisplayPort to process image☆23Updated 5 years ago
- ☆31Updated 5 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- ☆15Updated 3 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13Updated 10 years ago
- USB 1.1 Host and Function IP core☆23Updated 10 years ago
- turbo 8051☆29Updated 7 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆72Updated last year
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆25Updated 9 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆67Updated 2 years ago
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆29Updated 5 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- ☆40Updated 4 years ago
- A Voila-Jones face detector hardware implementation☆32Updated 6 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- Testbenches for HDL projects☆18Updated this week