SEA-S7_gesture recognition
☆17Aug 1, 2020Updated 5 years ago
Alternatives and similar repositories for SEA-S7Guess
Users that are interested in SEA-S7Guess are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆22Feb 1, 2021Updated 5 years ago
- SPIFFS Bitstreamloader for the Spartan Edge Accelerator Board☆12May 22, 2020Updated 6 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆13Jul 18, 2017Updated 8 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆21Apr 12, 2023Updated 3 years ago
- Colorspace conversion, gamma correction, and more -- all integrated within a MIPI-to-HDMI pipeline in FPGA.☆33Jul 30, 2020Updated 5 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- An oscilloscope written for the Mojo V3, a Spartan-6 based FPGA☆11May 23, 2017Updated 9 years ago
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…☆31Nov 9, 2015Updated 10 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆69Feb 13, 2025Updated last year
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆81Mar 14, 2026Updated 2 months ago
- I2C Slave Interface (Vhdl)☆27Feb 21, 2022Updated 4 years ago
- VHDL , ModelSIM, Quartus, FPGA, Image Processing☆17Jan 19, 2019Updated 7 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆20Jan 30, 2020Updated 6 years ago
- R22SDF FFT VLSI/FPGA investigate and implementation☆16Apr 22, 2022Updated 4 years ago
- ☆39Jul 29, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- zynqmp_cam_isp_demo linux软件项目☆23Dec 18, 2022Updated 3 years ago
- This is use FPGA of Xilinx ZYNQ-7000 ZC702☆16Jul 2, 2017Updated 8 years ago
- A wonderful graphic library(Littlevgl) in zynq-7020 with an LCD driver☆18Aug 4, 2019Updated 6 years ago
- CH347 Xilinx Virtual Cable☆39May 26, 2026Updated 2 weeks ago
- FPGA纯逻辑实现modbus通信☆25Sep 5, 2022Updated 3 years ago
- CMSIS-DAP debug probe based on STM32F042☆10May 19, 2019Updated 7 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆32Dec 31, 2022Updated 3 years ago
- image processing based FPGA☆119Sep 2, 2021Updated 4 years ago
- Mobile Display Test & Debug☆16Apr 9, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- fpga for utrasound mobile device☆13Aug 10, 2015Updated 10 years ago
- FPGA Technology Exchange Group相关文件管理☆69Jan 3, 2026Updated 5 months ago
- download from opencores.org☆16May 4, 2018Updated 8 years ago
- servo motor control with FPGA☆10Nov 14, 2015Updated 10 years ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆22Nov 25, 2015Updated 10 years ago
- Transfer data from DDR memory to AXI4-Stream Data FIFO and back through AXI DMA☆23May 20, 2019Updated 7 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32May 15, 2023Updated 3 years ago
- MIPI CSI-2 Camera Sensor Receiver verilog HDL implementation For any generic FPGA. Tested with IMX219 on Lattice MachXO3LF. 2Gbps UVC Vid…☆473Jul 29, 2022Updated 3 years ago
- PID controller with FPGA hardware☆21Oct 5, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆39Sep 18, 2024Updated last year
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆12Mar 12, 2021Updated 5 years ago
- FT2232HL JTAG & UART Downloader☆22Jul 18, 2021Updated 4 years ago
- Driver for Metec Braille-line 20 Cell module for Arduino & Raspberry PI☆19Nov 10, 2021Updated 4 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆34Aug 7, 2021Updated 4 years ago
- Nexys 4 DDR Artix-7☆11Jun 15, 2018Updated 7 years ago
- High-performance FPGA-based JPEG codec accelerator☆13Dec 1, 2018Updated 7 years ago