A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK
☆17Dec 9, 2018Updated 7 years ago
Alternatives and similar repositories for AD9361_TX_GMSK
Users that are interested in AD9361_TX_GMSK are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A project demonstrate how to config ad9361 to TX mode☆13Dec 9, 2018Updated 7 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆69May 18, 2019Updated 7 years ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆17Jan 10, 2018Updated 8 years ago
- Using DSP cores as co-processor in GNU Radio.☆11Mar 12, 2014Updated 12 years ago
- The example contains a Simulink model of a real-time BPSK transeiver for a voice application, based on a DVB-T dongles with an embedded R…☆12Oct 16, 2013Updated 13 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A variable FPGA-based QAM transmitter with scalable mixed time and frequency domain signal processing.☆22Jan 27, 2021Updated 5 years ago
- ☆10Jun 23, 2023Updated 3 years ago
- A Voila-Jones face detector hardware implementation☆33Nov 29, 2018Updated 7 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Oct 12, 2026Updated 3 weeks ago
- source code for China Commun. paper "Multi-Vehicle Cooperative Positioning Based on Edge-Computed Multidimensional Scaling"☆12Dec 31, 2023Updated 2 years ago
- GMSK调制和解调matlab代码☆17Apr 22, 2023Updated 3 years ago
- Gaussian noise generator Verilog IP core☆35Jul 5, 2026Updated 3 months ago
- A Simulation for the performance of different modulation schemes, BPSK, QPSK, FSK, QAM(16-64) in an AWGN environment.☆10Mar 28, 2019Updated 7 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The BT656_out module is a configurable BT.656 video encoder that supports both 8-bit and 10-bit video output formats. This implementation…☆16Jan 6, 2026Updated 9 months ago
- ☆15Aug 1, 2023Updated 3 years ago
- MATLAB Simulation to observe the variations in Doppler shift and the Channel Impulse Response due to mobility, sample rate in Freq Select…☆14May 13, 2024Updated 2 years ago
- ☆17Jul 21, 2017Updated 9 years ago
- The single carrier multiple access scheme (SC-FDMA) is a novel method of radio transmission currently used in long term evolution (LTE) t…☆11Jul 15, 2021Updated 5 years ago
- This project is a High and Low pass filter designer written in Octave to design and calculate the filter coefficients for a windows sinc …☆15May 3, 2015Updated 11 years ago
- postgraduate school☆15Apr 6, 2023Updated 3 years ago
- Criteria, channel model, link budget model, spec, 3gpp release☆12Nov 9, 2025Updated 11 months ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆13Jul 18, 2017Updated 9 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Verilog实现OFDM基带☆45Jan 22, 2016Updated 10 years ago
- Eye diagrams are used for visual analysis of the severity of inter symbol interference (ISI), accuracy of sampling timing extraction and …☆13Jul 18, 2020Updated 6 years ago
- ☆13May 15, 2015Updated 11 years ago
- High-performance FPGA-based JPEG codec accelerator☆13Dec 1, 2018Updated 7 years ago
- Joker TV (USB) FPGA verilog/vhdl code☆16May 19, 2026Updated 5 months ago
- 使用 Pluto SDR 实现简单的通信协议。☆16Jan 30, 2018Updated 8 years ago
- ☆19Jan 1, 2023Updated 3 years ago
- ☆16Sep 6, 2023Updated 3 years ago
- ☆22Jun 15, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- hdmi-ts Project☆13Jun 11, 2017Updated 9 years ago
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- VLC system simulation program using matlab☆13Feb 6, 2015Updated 11 years ago
- Verilog FPGA code : including experimental DSP audio processor☆14Dec 1, 2020Updated 5 years ago
- 用Verilog语言编写，实现2FSK，2PSK, 2DPSK, QPSK调制解调☆44Mar 15, 2019Updated 7 years ago
- ☆12Mar 23, 2021Updated 5 years ago
- MATLAB implementation of the DVB-S2 as in ETSI EN 302 307-1☆15Aug 26, 2021Updated 5 years ago