Grootzz / AD9361_TX_GMSKLinks
A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK
☆15Updated 6 years ago
Alternatives and similar repositories for AD9361_TX_GMSK
Users that are interested in AD9361_TX_GMSK are comparing it to the libraries listed below
Sorting:
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆58Updated 6 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆39Updated 9 months ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- DVB-S2 LDPC Decoder☆27Updated 11 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆113Updated last year
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆73Updated 2 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆40Updated 6 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆105Updated 2 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated 2 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆119Updated 3 weeks ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- Python productivity for RFSoC platforms☆78Updated last month
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆51Updated 7 years ago
- IEEE 802.16 OFDM-based transceiver system☆25Updated 6 years ago
- MATLAB toolbox for ADI high speed converter products☆24Updated 3 weeks ago
- ☆14Updated 7 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 3 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆32Updated 2 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆53Updated 2 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆49Updated 4 years ago
- RTL implementation of components for DVB-S2☆121Updated 2 years ago
- MATLAB-based FIR filter design☆59Updated 11 months ago
- 用Verilog语言编写,实现2FSK,2PSK, 2DPSK, QPSK调制解调☆40Updated 6 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- An RFSoC Frequency Planner developed using Python.☆29Updated 2 years ago
- Low Density Parity Check Decoder☆16Updated 8 years ago
- LTE/WiFi/5G-NR SDR Transceiver☆54Updated 6 years ago