A variable FPGA-based QAM transmitter with scalable mixed time and frequency domain signal processing.
☆22Jan 27, 2021Updated 5 years ago
Alternatives and similar repositories for fourier-transmitter
Users that are interested in fourier-transmitter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Using the Quartus II software, a OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the d…☆15Dec 29, 2016Updated 9 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆16Dec 9, 2018Updated 7 years ago
- DSSS Wireless transmit-receive system in VHDL☆14Dec 19, 2017Updated 8 years ago
- Basic Data Structure Algorithm in C++☆13Nov 4, 2022Updated 3 years ago
- Using the Quartus II software, an OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the …☆19Dec 29, 2016Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- mirror of https://git.elphel.com/Elphel/x393_sata☆35May 12, 2020Updated 5 years ago
- UVM Testbench for synchronus fifo☆19Aug 28, 2020Updated 5 years ago
- ☆23Dec 7, 2019Updated 6 years ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- 最小和算法实现☆10Jul 12, 2020Updated 5 years ago
- Gaussian noise generator Verilog IP core☆34May 22, 2023Updated 2 years ago
- This is my MTech Thesis Dissertation Topic.☆10Oct 21, 2022Updated 3 years ago
- Allows users to download Hummingbird.me viewing statistics as XML☆11Oct 28, 2016Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Practice of two Pattern Recognition methods. Face Recognition based on SVM and SRC.☆24Jun 17, 2019Updated 6 years ago
- Minecraft PC wireshark dissector☆11Jun 22, 2022Updated 3 years ago
- C Crypto library supporting DES, AES128, SHA256, CCM-AES128, ECDSA, ECDH, PKCS#1 v1.5☆15Jan 24, 2022Updated 4 years ago
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- personal☆11May 10, 2014Updated 12 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆42Jun 4, 2017Updated 8 years ago
- Talking to your vehicle over the CAN bus with Python☆23Mar 10, 2022Updated 4 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 3 months ago
- An Implementation of LoRa for EmComm (Emergency Communication) or (TacComm) Tactical Communication☆20Jul 23, 2025Updated 9 months ago
- A testbench for an axi lite custom IP☆24Dec 18, 2014Updated 11 years ago
- hdmi-ts Project☆13Jun 11, 2017Updated 8 years ago
- Repository for Hornet RISC-V Core☆20Sep 15, 2022Updated 3 years ago
- 2D discrete cosine transform (DCT) of an 8x8 image in verilog HDL☆16Sep 2, 2022Updated 3 years ago
- Step Slicer Engine☆15May 1, 2022Updated 4 years ago
- Low Density Parity Check Decoder☆19Sep 12, 2016Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Integration of SIFT and LES Algorithms☆14May 6, 2024Updated 2 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆55Sep 17, 2017Updated 8 years ago
- Zedboard projects☆11May 15, 2016Updated 9 years ago
- Code for M. Polese, J. Jornet, T. Melodia, M. Zorzi, “Toward End-to-End, Full-Stack 6G Terahertz Networks”, https://arxiv.org/abs/2005.07…☆23Aug 11, 2020Updated 5 years ago
- 16QAM modulation and demodulation by Verilog☆21Jan 4, 2021Updated 5 years ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 13 years ago
- 🌀 i2pchat's old repo. This repo is deprecated in favor of https://github.com/i2pchat/i2pchat which is now the main repo.☆25May 24, 2020Updated 5 years ago