A variable FPGA-based QAM transmitter with scalable mixed time and frequency domain signal processing.
☆22Jan 27, 2021Updated 5 years ago
Alternatives and similar repositories for fourier-transmitter
Users that are interested in fourier-transmitter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Using the Quartus II software, a OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the d…☆15Dec 29, 2016Updated 9 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆17Dec 9, 2018Updated 7 years ago
- Using the Quartus II software, an OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the …☆19Dec 29, 2016Updated 9 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆37May 12, 2020Updated 6 years ago
- Practice of two Pattern Recognition methods. Face Recognition based on SVM and SRC.☆24Jun 17, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This is my MTech Thesis Dissertation Topic.☆10Oct 21, 2022Updated 3 years ago
- ☆23Dec 7, 2019Updated 6 years ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Gaussian noise generator Verilog IP core☆34Jul 5, 2026Updated 3 weeks ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆17Jun 24, 2020Updated 6 years ago
- Allows users to download Hummingbird.me viewing statistics as XML☆11Oct 28, 2016Updated 9 years ago
- 最小和算法实现☆10Jul 12, 2020Updated 6 years ago
- C Crypto library supporting DES, AES128, SHA256, CCM-AES128, ECDSA, ECDH, PKCS#1 v1.5☆15Jan 24, 2022Updated 4 years ago
- Verilog FPGA code : including experimental DSP audio processor☆14Dec 1, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A testbench for an axi lite custom IP☆24Dec 18, 2014Updated 11 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆13Jan 8, 2021Updated 5 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 5 months ago
- hdmi-ts Project☆13Jun 11, 2017Updated 9 years ago
- Joker TV (USB) FPGA verilog/vhdl code☆16May 19, 2026Updated 2 months ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆55Sep 17, 2017Updated 8 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆18Mar 26, 2026Updated 4 months ago
- Integration of SIFT and LES Algorithms☆14May 6, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- ☆10Jun 26, 2025Updated last year
- FFT algorithm for fpga☆26Aug 17, 2021Updated 4 years ago
- Sata 2 Host Controller for FPGA implementation☆18Oct 11, 2017Updated 8 years ago
- Image Signal Processing Assignments☆16May 1, 2018Updated 8 years ago
- Library of generic verilog buildingblocks☆17Dec 25, 2025Updated 7 months ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆17Jan 10, 2018Updated 8 years ago
- Video digitizer add-on module for DE2-115 FPGA development board.☆13Apr 17, 2017Updated 9 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆22Mar 7, 2024Updated 2 years ago
- A 3D visualizer based on Python to analyze and validate ns-3 IEEE 802.11ad/ay implementation performance (beamforming training, throughpu…☆12Jul 29, 2022Updated 4 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆42Apr 13, 2021Updated 5 years ago
- Transmission of HDMI Signals over Spartan 6 - XC6SLX45 . Transmission of High-Definition Multimedia Interface (HDMI) and Digital Visual …☆13Feb 13, 2020Updated 6 years ago
- Design a new OFDM synchronization algorithm, and implement it with both Matlab and Verilog.☆21Feb 8, 2017Updated 9 years ago
- open cv software isp study☆18Nov 9, 2020Updated 5 years ago