A variable FPGA-based QAM transmitter with scalable mixed time and frequency domain signal processing.
☆22Jan 27, 2021Updated 5 years ago
Alternatives and similar repositories for fourier-transmitter
Users that are interested in fourier-transmitter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Using the Quartus II software, a OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the d…☆15Dec 29, 2016Updated 9 years ago
- Here i have written the vhdl code for different intensity modulation schemes which are used in optical communication. It includes modulat…☆12Oct 26, 2016Updated 10 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆17Dec 9, 2018Updated 7 years ago
- Basic Data Structure Algorithm in C++☆13Nov 4, 2022Updated 4 years ago
- DSSS Wireless transmit-receive system in VHDL☆14Dec 19, 2017Updated 8 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Using the Quartus II software, an OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the …☆19Dec 29, 2016Updated 9 years ago
- LLM Weights For Sanskrit-Native Determinsitic Language । मंत्र तंत्र यंत्र विज्ञान☆15Dec 9, 2025Updated 10 months ago
- Design and simulate a simplified ARM single-cycle processor using SystemVerilog.☆10Sep 13, 2019Updated 7 years ago
- ☆23Dec 7, 2019Updated 6 years ago
- ☆10Oct 25, 2022Updated 4 years ago
- UVM Testbench for synchronus fifo☆21Aug 28, 2020Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆37May 12, 2020Updated 6 years ago
- A portable, zero-install Windows tool for loading CAN measurement files BLF MDF MDF4 CSV, decoding signals with or without DBC databases…☆27Oct 29, 2026Updated last week
- This is my MTech Thesis Dissertation Topic.☆11Oct 21, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Gaussian noise generator Verilog IP core☆35Jul 5, 2026Updated 4 months ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆42Jun 4, 2017Updated 9 years ago
- A testbench for an axi lite custom IP☆24Dec 18, 2014Updated 11 years ago
- Allows users to download Hummingbird.me viewing statistics as XML☆11Oct 28, 2016Updated 10 years ago
- C Crypto library supporting DES, AES128, SHA256, CCM-AES128, ECDSA, ECDH, PKCS#1 v1.5☆15Jan 24, 2022Updated 4 years ago
- 最小和算法实现☆10Jul 12, 2020Updated 6 years ago
- ☆13May 15, 2015Updated 11 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Joker TV (USB) FPGA verilog/vhdl code☆16May 19, 2026Updated 5 months ago
- A vehicle network analysis and attack tool.☆19Mar 14, 2026Updated 7 months ago
- Repository for Hornet RISC-V Core☆21Sep 15, 2022Updated 4 years ago
- ☆10Sep 13, 2018Updated 8 years ago
- Prototype of fraud proofs.☆12Feb 13, 2022Updated 4 years ago
- hdmi-ts Project☆13Jun 11, 2017Updated 9 years ago
- Verilog FPGA code : including experimental DSP audio processor☆14Dec 1, 2020Updated 5 years ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- 2D discrete cosine transform (DCT) of an 8x8 image in verilog HDL☆16Sep 2, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- Wasm interpreter in Rust☆10Jul 1, 2024Updated 2 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆12Jan 8, 2021Updated 5 years ago
- ☆10May 29, 2026Updated 5 months ago
- FFT algorithm for fpga☆26Aug 17, 2021Updated 5 years ago
- Creates a .cube 3D LUT that matches colors of a reference image with a different grading☆12Aug 4, 2021Updated 5 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 8 months ago