FCAE/WLAN external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

FCAE/WLAN

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/FCAE/WLAN)

Close

FCAE / WLANView on GitHubMore

• External links
• Readme badge

☆31Feb 20, 2014Updated 12 years ago

Alternatives and similar repositories for WLAN

Users that are interested in WLAN are comparing it to the libraries listed below

• zhajio1988 / uvm-tutorial-for-candy-lovers

  View on GitHub
  Source code repo for UVM Tutorial for Candy Lovers
  ☆14Apr 23, 2017Updated 8 years ago
• merledu / magma-si

  View on GitHub
  Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL
  ☆15Mar 21, 2024Updated last year
• riscv-mcu / qemu

  View on GitHub
  Official QEMU mirror. Please see http://wiki.qemu.org/Contribute/SubmitAPatch for how to submit changes to QEMU. Pull Requests are ignore…
  ☆10Jan 27, 2026Updated last month
• freecores / ahb_master

  View on GitHub
  Generic AHB master stub
  ☆12Jul 17, 2014Updated 11 years ago
• bohanw / jpeg_comp_verilog

  View on GitHub
  JPEG Compression RTL implementation
  ☆11Aug 19, 2017Updated 8 years ago
• yuhao127jl / ofdm_ieee80211a

  View on GitHub
  OFDM baseband processing systerm based on IEEE 802.11a
  ☆12Aug 3, 2020Updated 5 years ago
• pulp-platform / axi-io-pmp

  View on GitHub
  Input / Output Physical Memory Protection Unit for RISC-V
  ☆15Jul 20, 2023Updated 2 years ago
• holdenQWER / systemverilog_design_pattern

  View on GitHub
  The source code of blog
  ☆14Dec 12, 2021Updated 4 years ago
• jdocampom / JPEG-Decoder

  View on GitHub
  Verilog Code for a JPEG Decoder
  ☆34Mar 7, 2018Updated 7 years ago
• yvnr4you / AMBA_AXI3

  View on GitHub
  System Verilog and Emulation. Written all the five channels.
  ☆35Mar 9, 2017Updated 8 years ago
• forever-gk / AHB-SystemVerilog

  View on GitHub
  ☆18Apr 5, 2015Updated 10 years ago
• sjaeckel / axi-bfm

  View on GitHub
  git clone of http://code.google.com/p/axi-bfm/
  ☆19May 21, 2013Updated 12 years ago
• darwinbeing / EasierUVM

  View on GitHub
  DOULOS Easier UVM Code Generator
  ☆39May 6, 2017Updated 8 years ago
• zero-day-labs / riscv-iopmp

  View on GitHub
  IOPMP IP
  ☆22Jul 11, 2025Updated 7 months ago
• openasic-org / xkDLA

  View on GitHub
  xkDLA：XinKai Deep Learning Accelerator (RTL)
  ☆39Jan 15, 2024Updated 2 years ago
• open-dv / dma_axi

  View on GitHub
  ☆16Apr 21, 2019Updated 6 years ago
• fighter212 / ahb2apb

  View on GitHub
  this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.
  ☆20Jul 29, 2014Updated 11 years ago
• loghall / axi_cache

  View on GitHub
  verification of simple axi-based cache
  ☆18May 14, 2019Updated 6 years ago
• visky2096 / AHB-to-I2C

  View on GitHub
  Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…
  ☆22Feb 25, 2019Updated 7 years ago
• ved-rivos / iommu-rtl

  View on GitHub
  RISC-V IOMMU in verilog
  ☆23Jun 18, 2022Updated 3 years ago
• zhangkunming0216 / FIFO_-asynchronous

  View on GitHub
  异步FIFO的内部实现
  ☆25Aug 26, 2018Updated 7 years ago
• raymondrc / riscv-isa-extension-for-SM4

  View on GitHub
  RISC-V instruction set extensions for SM4 block cipher
  ☆21Mar 6, 2020Updated 5 years ago
• AlessandroCilardo / NaplesPU

  View on GitHub
  The official NaplesPU hardware code repository
  ☆22Jul 27, 2019Updated 6 years ago
• davidkebo / verilog-parser

  View on GitHub
  A verilog parser
  ☆19Apr 12, 2024Updated last year
• pulp-platform / quadrilatero

  View on GitHub
  matrix-coprocessor for RISC-V
  ☆30Updated this week
• XUANTIE-RV / open_source_ISP

  View on GitHub
  ☆48Aug 23, 2023Updated 2 years ago
• gregory-nutt / nuttx_ieee80211

  View on GitHub
  Adding IEEE 802.11 stack on NuttX
  ☆23Oct 25, 2014Updated 11 years ago
• tishi43 / h264_decoder

  View on GitHub
  ☆25Mar 19, 2021Updated 4 years ago
• maxs-well / FIR_Implementation

  View on GitHub
  FIR filter implementation
  ☆29Mar 19, 2020Updated 5 years ago
• f0rm2l1n / riscv-simulator-guide

  View on GitHub
  RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册
  ☆54Apr 11, 2020Updated 5 years ago
• dpretet / friscv

  View on GitHub
  RISCV CPU implementation in SystemVerilog
  ☆32Oct 1, 2025Updated 5 months ago
• thinkoco / systemverilog-python

  View on GitHub
  Systemverilog DPI-C call Python function
  ☆28Mar 11, 2021Updated 4 years ago
• scarv / scarv-cpu

  View on GitHub
  SCARV: a side-channel hardened RISC-V platform
  ☆28Jan 11, 2023Updated 3 years ago
• NingHeChuan / Digital_Front_End_Verilog

  View on GitHub
  ☆23Dec 7, 2019Updated 6 years ago
• RinHizakura / riscv-emulator

  View on GitHub
  A project for learning RISC-V architecture purpose
  ☆26Nov 9, 2023Updated 2 years ago
• smartfoxdata / uvm_axi4lite

  View on GitHub
  uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol
  ☆32Feb 7, 2025Updated last year
• lesialin / ImageSignalProcessing_C

  View on GitHub
  ISP image signal processor implementation in C function
  ☆62Aug 22, 2022Updated 3 years ago
• IBM / esp-chisel-accelerators

  View on GitHub
  Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)
  ☆24Feb 1, 2020Updated 6 years ago
• tiann / graph-easy-cn

  View on GitHub
  Perl 模块 Graph::Easy 中文文档
  ☆25Jan 16, 2016Updated 10 years ago