FCAE / WLANLinks
☆30Updated 11 years ago
Alternatives and similar repositories for WLAN
Users that are interested in WLAN are comparing it to the libraries listed below
Sorting:
- ☆24Updated 4 years ago
- ☆16Updated 6 years ago
- systemc建模相关☆27Updated 11 years ago
- JPEG Compression RTL implementation☆11Updated 8 years ago
- ☆32Updated 4 years ago
- An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.☆25Updated this week
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- H265 decoder write in verilog, verified on Xilinx ZYNQ7035☆79Updated 4 years ago
- Repository for Xilinx PCIe DMA drivers☆47Updated 7 years ago
- use Verilog HDL implemente bicubic interpolation in FPGA☆29Updated 5 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- ☆14Updated 2 months ago
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆41Updated 8 years ago
- Implementation of the PCIe physical layer☆57Updated 4 months ago
- 异步FIFO的内部实现☆25Updated 7 years ago
- ☆34Updated 3 years ago
- ☆19Updated 4 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆97Updated last year
- The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server.☆54Updated 7 years ago
- Full duplex version of https://github.com/KastnerRG/riffa/issues/30☆26Updated 7 years ago
- AXI4 BFM in Verilog☆35Updated 8 years ago
- 基于Xilinx Zynq 嵌入式软硬件协同设计实战指南☆84Updated 10 years ago
- An Ethernet MAC conforming to IEEE 802.3☆23Updated 8 years ago
- Transfer data from DDR memory to AXI4-Stream Data FIFO and back through AXI DMA☆22Updated 6 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- ☆79Updated 3 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆71Updated 6 months ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆59Updated last year
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Updated 4 years ago