☆30Feb 20, 2014Updated 12 years ago
Alternatives and similar repositories for WLAN
Users that are interested in WLAN are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Source code repo for UVM Tutorial for Candy Lovers☆14Apr 23, 2017Updated 9 years ago
- The source code of blog☆14Dec 12, 2021Updated 4 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- MD5 core in verilog☆13May 1, 2012Updated 14 years ago
- ☆23Dec 7, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 7 years ago
- DOULOS Easier UVM Code Generator☆37May 6, 2017Updated 9 years ago
- Official QEMU mirror. Please see http://wiki.qemu.org/Contribute/SubmitAPatch for how to submit changes to QEMU. Pull Requests are ignore…☆14Aug 27, 2026Updated 3 weeks ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 9 years ago
- System Verilog and Emulation. Written all the five channels.☆36Mar 9, 2017Updated 9 years ago
- OpenISAC aims to be a versatile and high-performance open-source platform for real-time OFDM ISAC experimentation.☆78Updated this week
- ☆11Nov 5, 2019Updated 6 years ago
- ☆11Jun 25, 2023Updated 3 years ago
- A tool for those who want to use Vivado's batch mode more easily☆17Dec 16, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- verilog filetype plugin to enable emacs verilog-mode autos☆17Apr 24, 2022Updated 4 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆19Jul 29, 2014Updated 12 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago
- git clone of http://code.google.com/p/axi-bfm/☆18May 21, 2013Updated 13 years ago
- ☆13Mar 5, 2024Updated 2 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated 7 months ago
- A power-modulated jammer in GnuRadio☆23Jan 14, 2022Updated 4 years ago
- Perl 模块 Graph::Easy 中文文档☆25Jan 16, 2016Updated 10 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- This project implemented an unoptimized simple convolutional neural network in ZYNQ's PL and realized data transmission through axidma dr…☆12Aug 5, 2018Updated 8 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- Gives an AI coding agent eyes and hands on a KiCad project — and a way to teach itself.☆29Updated this week
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 3 years ago
- Systemverilog DPI-C call Python function☆28Mar 11, 2021Updated 5 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆41Apr 3, 2023Updated 3 years ago
- Unofficial Pytorch-Implementation of "1M parameters are enough? A lightweight CNN-Based model for medical image segmentation".☆13Aug 15, 2023Updated 3 years ago
- Apps related with GPS receiver and jamming☆22Nov 10, 2022Updated 3 years ago
- ☆16Apr 21, 2019Updated 7 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- 网络流量大小预测(基于Abilene数据库)☆13Apr 10, 2020Updated 6 years ago
- ACM Class 2017 Computer Architecture☆10Jan 11, 2018Updated 8 years ago
- ☆18Apr 5, 2015Updated 11 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆16Feb 20, 2017Updated 9 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Aug 9, 2026Updated last month
- RISC-V IOMMU in verilog☆22Jun 18, 2022Updated 4 years ago
- Adding IEEE 802.11 stack on NuttX☆24Oct 25, 2014Updated 11 years ago