FCAE / WLAN
☆30Updated 11 years ago
Alternatives and similar repositories for WLAN:
Users that are interested in WLAN are comparing it to the libraries listed below
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- 软件无线电,使用FPGA进行正交解调。☆19Updated 6 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆110Updated 2 weeks ago
- Verilog实现OFDM基带☆42Updated 9 years ago
- IEEE 802.11 OFDM-based transceiver system☆33Updated 7 years ago
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆39Updated 8 years ago
- The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server.☆50Updated 6 years ago
- ccsds ldpc encdoer and decoder.(CCSDS 131.1-O-2)☆16Updated 6 months ago
- 基于Xilinx Zynq 嵌入式软硬件协同设计实战指南☆83Updated 9 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆51Updated last year
- ☆23Updated 5 years ago
- Repository for Xilinx PCIe DMA drivers☆43Updated 7 years ago
- Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.☆63Updated last month
- Partial Verilog implimentation of a WiMAX OFDM Phy☆18Updated 12 years ago
- Implementation of the PCIe physical layer☆35Updated 2 months ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆55Updated 2 years ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆22Updated 8 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- LTE/WiFi/5G-NR SDR Transceiver☆51Updated 6 years ago
- Hardware Assisted IEEE 1588 IP Core☆28Updated 10 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- ☆16Updated 5 years ago
- RTL Verilog library for various DSP modules☆85Updated 3 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆54Updated 4 months ago
- FPGA Technology Exchange Group相关文件管理☆43Updated last year
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆64Updated 4 months ago
- CRC Theory and Implement. explain initial value of CRC☆15Updated 4 years ago
- Hardware Viterbi Decoder in verilog☆24Updated 5 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆36Updated 8 years ago