liuguangxi / gng
Gaussian noise generator Verilog IP core
☆30Updated last year
Alternatives and similar repositories for gng:
Users that are interested in gng are comparing it to the libraries listed below
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- Reed Solomon Encoder and Decoder Digital IP☆19Updated 4 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆35Updated 3 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆55Updated 2 years ago
- Must-have verilog systemverilog modules☆33Updated 2 years ago
- ☆23Updated 5 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆51Updated 3 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- RTL Verilog library for various DSP modules☆86Updated 3 years ago
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 6 years ago
- Hardware Assisted IEEE 1588 IP Core☆28Updated 10 years ago
- FIR implemention with Verilog☆47Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆52Updated last year
- A collection of phase locked loop (PLL) related projects☆105Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Updated 7 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- All digital PLL☆28Updated 7 years ago
- Demonstration of the AXI DMA engine on the ZedBoard☆53Updated 4 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- spi memory controller☆22Updated 8 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 4 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- IP Cores that can be used within Vivado☆25Updated 3 years ago
- use Verilog HDL implemente bicubic interpolation in FPGA☆21Updated 5 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆52Updated 9 months ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆61Updated 8 months ago