liuguangxi / gngLinks
Gaussian noise generator Verilog IP core
☆31Updated 2 years ago
Alternatives and similar repositories for gng
Users that are interested in gng are comparing it to the libraries listed below
Sorting:
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆27Updated 11 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆59Updated 3 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 4 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆34Updated 7 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- CORDIC VLSI-IP for deep learning activation functions☆15Updated 5 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- FIR Filter in Verilog☆13Updated 5 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆54Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- Hardware Assisted IEEE 1588 IP Core☆29Updated 10 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- Demonstration of the AXI DMA engine on the ZedBoard☆53Updated 4 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 6 years ago
- Verilog Implementation of Run Length Encoding for RGB Image Compression☆26Updated 3 years ago
- ☆15Updated 3 years ago