liuguangxi / gng
Gaussian noise generator Verilog IP core
☆30Updated last year
Alternatives and similar repositories for gng:
Users that are interested in gng are comparing it to the libraries listed below
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 6 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- ☆25Updated 3 years ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- Extensible FPGA control platform☆59Updated last year
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆18Updated 5 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆42Updated last year
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆55Updated 2 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 4 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- Hamming ECC Encoder and Decoder to protect memories☆31Updated 2 months ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- A 32 point radix-2 FFT module written in Verilog☆22Updated 4 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆33Updated 3 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆31Updated 6 years ago
- RTL Verilog library for various DSP modules☆86Updated 3 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆32Updated 7 years ago
- ☆18Updated 8 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆16Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆56Updated 4 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆14Updated last year