liuguangxi / gngLinks
Gaussian noise generator Verilog IP core
☆32Updated 2 years ago
Alternatives and similar repositories for gng
Users that are interested in gng are comparing it to the libraries listed below
Sorting:
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆73Updated 2 months ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 2 months ago
- Interface Protocol in Verilog☆51Updated 6 years ago
- A collection of phase locked loop (PLL) related projects☆115Updated last year
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72Updated 7 months ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- Low Density Parity Check Decoder☆18Updated 9 years ago
- Computational Storage Device based on the open source project OpenSSD.☆29Updated 5 years ago
- RTL Verilog library for various DSP modules☆93Updated 3 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 11 months ago
- Gigabit Ethernet UDP communication driver☆80Updated 6 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Updated 6 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- use Verilog HDL implemente bicubic interpolation in FPGA☆29Updated 6 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆82Updated last year
- Generic AXI master stub☆19Updated 11 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- ☆80Updated 3 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 5 years ago
- ☆20Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆53Updated 2 years ago
- Verilog based BCH encoder/decoder☆131Updated 3 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆34Updated 7 years ago
- USB -> AXI Debug Bridge☆41Updated 4 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆21Updated 8 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Updated 5 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆36Updated 5 years ago