CustomizableComputingLab / PYNQ_softmaxLinks
achieve softmax in PYNQ with heterogeneous computing.
☆15Updated 6 years ago
Alternatives and similar repositories for PYNQ_softmax
Users that are interested in PYNQ_softmax are comparing it to the libraries listed below
Sorting:
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆119Updated last month
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- ☆39Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- ☆16Updated last year
- 使用FPGA实现CNN模型☆15Updated 6 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- Convolution Neural Network of vgg19 model in verilog☆47Updated 7 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 4 years ago
- ☆112Updated 4 years ago
- Convolutional Neural Network RTL-level Design☆58Updated 3 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 5 months ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆39Updated 11 months ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆41Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- ☆65Updated 6 years ago
- AXI总线连接器☆99Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆65Updated 10 months ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆19Updated last year
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- ☆33Updated 9 months ago