CustomizableComputingLab / PYNQ_softmaxLinks
achieve softmax in PYNQ with heterogeneous computing.
☆15Updated 6 years ago
Alternatives and similar repositories for PYNQ_softmax
Users that are interested in PYNQ_softmax are comparing it to the libraries listed below
Sorting:
- achieve softmax in PYNQ with heterogeneous computing.☆66Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆173Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆135Updated 5 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- ☆42Updated 4 years ago
- 3×3脉动阵列乘法器☆46Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆188Updated last year
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- CNN accelerator implemented with Spinal HDL☆154Updated last year
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago
- ☆120Updated 5 years ago
- AXI总线连接器☆105Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆230Updated 2 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆168Updated last year
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Updated 5 years ago
- An LeNet RTL implement onto FPGA☆50Updated 7 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆169Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆36Updated 3 years ago
- IC implementation of TPU☆135Updated 5 years ago
- 中文:☆104Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆86Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 9 months ago
- PYNQ学习资料☆171Updated 5 years ago