CustomizableComputingLab / PYNQ_softmax
achieve softmax in PYNQ with heterogeneous computing.
☆15Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for PYNQ_softmax
- achieve softmax in PYNQ with heterogeneous computing.☆61Updated 6 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆68Updated 2 years ago
- AXI总线连接器☆91Updated 4 years ago
- ☆93Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 3 years ago
- CNN accelerator implemented with Spinal HDL☆136Updated 9 months ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆160Updated 8 months ago
- ☆57Updated 2 years ago
- ☆12Updated 10 months ago
- 3×3脉动阵列乘法器☆36Updated 5 years ago
- A DNN Accelerator implemented with RTL.☆61Updated last year
- upgrade to e203 (a risc-v core)☆37Updated 4 years ago
- Convolutional Neural Network RTL-level Design☆34Updated 3 years ago
- An LeNet RTL implement onto FPGA☆39Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆43Updated 6 years ago
- syn script for DC Compiler☆12Updated 2 years ago
- ☆26Updated 5 years ago
- ☆18Updated 4 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆127Updated last year
- FPGA/AES/LeNet/VGG16☆88Updated 6 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆23Updated 5 years ago
- ☆26Updated 2 months ago
- 2023集创赛国二,紫光同创杯。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算, 可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆121Updated 2 weeks ago
- IC implementation of Systolic Array for TPU☆152Updated last month
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆36Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆83Updated 4 years ago