CustomizableComputingLab / PYNQ_softmaxLinks
achieve softmax in PYNQ with heterogeneous computing.
☆15Updated 6 years ago
Alternatives and similar repositories for PYNQ_softmax
Users that are interested in PYNQ_softmax are comparing it to the libraries listed below
Sorting:
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- ☆16Updated last year
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 4 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- syn script for DC Compiler☆13Updated 3 years ago
- AXI总线连接器☆97Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆33Updated 4 years ago
- ☆65Updated 6 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- ☆10Updated 4 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆58Updated 3 months ago
- ☆39Updated 4 years ago
- ☆61Updated 2 years ago
- ☆111Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆33Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆117Updated 3 weeks ago
- ☆89Updated 5 years ago
- ☆33Updated 6 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago