Polar Decoder
☆12Jan 19, 2023Updated 3 years ago
Alternatives and similar repositories for 2022_CVSD_Final
Users that are interested in 2022_CVSD_Final are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PolarDecoders implemented in Verilog. SC, SCL, CA-SCL and CA-PC-SCL are supported.☆10Sep 24, 2021Updated 5 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- Digital Communication Project implemented in MATLAB☆11Aug 23, 2021Updated 5 years ago
- Polar coding, decoding, and testing☆13Oct 11, 2023Updated 3 years ago
- BP list decoding for polar codes☆14Sep 1, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- I am developing a set of general-purpose shareable data structures for C# and Java all of whose fields are public readonly/final, and use…☆11Sep 20, 2026Updated 3 weeks ago
- RISC-V Integration for PYNQ☆12Apr 10, 2020Updated 6 years ago
- Verilog implementation of Bubble Sorter and Odd Even Transposition Sorter.☆15Nov 22, 2015Updated 10 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆84Apr 28, 2023Updated 3 years ago
- USB2.0 Device Controller IP Core☆21Aug 18, 2023Updated 3 years ago
- Polar codes are error correction codes developed by Erdal Arikan which achieves channel capacity and its reduced complexity makes it more…☆20Jul 22, 2021Updated 5 years ago
- A Vivado IP package of the PicoRV32 RISC-V processor☆16Jul 9, 2020Updated 6 years ago
- Polar Codes Implementation on Vhdl☆13Jun 4, 2016Updated 10 years ago
- Official PyTorch Code for "Dynamic Temperature Knowledge Distillation"☆11Mar 28, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- fpga i2c slave verilog hdl rtl☆16Nov 26, 2015Updated 10 years ago
- A simple yet decent Binary Decision Diagram package☆28Jan 16, 2018Updated 8 years ago
- ☆17Jan 14, 2025Updated last year
- ☆11Nov 30, 2022Updated 3 years ago
- A list Viterbo algorithm for decoding PAC codes with various code constructions/rate-profiles☆11May 6, 2022Updated 4 years ago
- Transfer data from DDR memory to AXI4-Stream Data FIFO and back through AXI DMA☆23May 20, 2019Updated 7 years ago
- 黃鐘揚老師的"系統晶片驗證"作業與專題(SoCV)☆11Jan 18, 2024Updated 2 years ago
- Repository that maintain the OpenBus Interface spec☆22Apr 26, 2023Updated 3 years ago
- I2C Slave☆14Jul 17, 2014Updated 12 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Android IOS MusicXml AI智能钢琴、吉他、二胡、小提琴等乐谱识别播放渲染 AifbdScore 曲谱乐谱渲染识别。 AifbdScore是一个跨平台的声音识别和评 测库，运用人工智能深度学习算法采集各 种乐器不同音高的时域、频域特征训练成 模型，通过手…☆22Nov 11, 2021Updated 4 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆31Dec 17, 2020Updated 5 years ago
- For the recognition of orange fruit, using edge detection and color detection method. And for this methodology, I used image segmentation…☆14Jun 8, 2021Updated 5 years ago
- Matlab simulation code for uplink polar coded SCMA system. "Z. Pan, E. Li, L. Wen, J. Lei, and C. Tang, “Joint iterative detection and de…☆32Sep 19, 2018Updated 8 years ago
- Implementing a Pipelined FFT using Verilog (Learning Project)☆17Jul 1, 2024Updated 2 years ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆25Sep 10, 2026Updated last month
- 物件導向-戴文凱☆12Jun 1, 2021Updated 5 years ago
- Avionics Full-Duplex Switched Ethernet model for OMNeT++☆20Sep 13, 2017Updated 9 years ago
- Board: PYNQ-Z2, Vitis version: 2022.1☆21Sep 2, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Performance and computational analysis of polarization-adjusted convolutional (PAC) codes; Fano decoding algorithm☆19Aug 9, 2022Updated 4 years ago
- The official project website of "Small Scale Data-Free Knowledge Distillation" (SSD-KD for short, published in CVPR 2024).☆22Jun 13, 2024Updated 2 years ago
- Code for ICML 2023 paper "Quantifying the Knowledge in GNNs for Reliable Distillation into MLPs"☆22Sep 24, 2025Updated last year
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆30Oct 3, 2023Updated 3 years ago
- Flute 3.1 with CMake support☆16Jul 25, 2019Updated 7 years ago
- AI-native Chiplet design flow based on open-source EDA toolchain☆49Aug 4, 2026Updated 2 months ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆25Apr 20, 2022Updated 4 years ago