Alternatives and similar repositories for 2022_CVSD_Final

Users that are interested in 2022_CVSD_Final are comparing it to the libraries listed below

• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆501Updated 6 years ago
• tyxiumud / gvim_for_verilog
  this repository is vim cfg for verilog.
  ☆54Updated last year
• dumpo / my_verilog_projects
  数字IC秋招项目、手撕代码
  ☆40Updated last year
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆237Updated 2 years ago
• AniketBadhan / Convolutional-Neural-Network
  Implementation of CNN using Verilog
  ☆238Updated 8 years ago
• lizhirui / AXI_spec_chinese
  AXI协议规范中文翻译版
  ☆171Updated 3 years ago
• CutestPanda / Opensoc
  包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等
  ☆122Updated 3 months ago
• Daniel-GGB / My-Digital-IC-Library
  我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;
  ☆107Updated 4 years ago
• WalkerLau / DetectHumanFaces
  Real time face detection based on Arm Cortex-M3 DesignStart and FPGA
  ☆213Updated 2 years ago
• RongyeL / EasyAXI
  ☆86Updated this week
• dumpo / digital_IC_design_notes
  数字IC设计 学习笔记
  ☆159Updated 4 years ago
• viduraakalanka / HDL-Bits-Solutions
  This is a repository containing solutions to the problem statements given in HDL Bits website.
  ☆371Updated 2 years ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆443Updated last year
• CustomizableComputingLab / CustomizableComputingLab.github.io
  ☆153Updated last month
• courageheart / AMBA_APB_SRAM
  AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…
  ☆190Updated 7 years ago
• funningboy / uvm_axi
  uvm AXI BFM(bus functional model)
  ☆263Updated 12 years ago
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆341Updated 3 years ago
• GuoningHuang / FPGA-CNN-accelerator-based-on-systolic-array
  2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。
  ☆220Updated 3 months ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆597Updated 4 years ago
• lucky-wfw / ARM_AMBA_Design
  Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.
  ☆136Updated 4 years ago
• 9334swjtu / PYNQ_softmax
  achieve softmax in PYNQ with heterogeneous computing.
  ☆67Updated 7 years ago
• HonkW93 / automatic-verilog
  automatic-verilog based on vimscript
  ☆282Updated 2 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆414Updated 4 months ago
• peilin-chen / Zhulong-RISCV-CPU
  CPU Design Based on RISCV ISA
  ☆129Updated last year
• Verdvana / AXI4_Interconnect
  AXI总线连接器
  ☆105Updated 5 years ago
• YTYICer / AHB_SRAM
  This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.
  ☆15Updated 3 years ago
• XueTianyu24 / cnn_accelerator
  【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器
  ☆179Updated 2 years ago
• gillianGan / ahb_sram_master
  ☆19Updated 5 years ago
• Lexiang-Shen / LeNet-5-on-FPGA
  本工程使用纯verilog编写rtl代码，在FPGA上搭建神经网络LeNet-5，实现手写数字识别的功能。
  ☆36Updated last year
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆289Updated 3 years ago