HHHUUUGGGOOO / 2022_CVSD_FinalView external linksLinks
Polar Decoder
☆12Jan 19, 2023Updated 3 years ago
Alternatives and similar repositories for 2022_CVSD_Final
Users that are interested in 2022_CVSD_Final are comparing it to the libraries listed below
Sorting:
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 4 years ago
- I am developing a set of general-purpose shareable data structures for C# and Java all of whose fields are public readonly/final, and use…☆11Sep 13, 2025Updated 5 months ago
- fpga i2c slave verilog hdl rtl☆16Nov 26, 2015Updated 10 years ago
- Polar coding, decoding, and testing☆13Oct 11, 2023Updated 2 years ago
- Official PyTorch Code for "Dynamic Temperature Knowledge Distillation"☆11Mar 28, 2025Updated 10 months ago
- Digital Communication Project implemented in MATLAB☆11Aug 23, 2021Updated 4 years ago
- ☆11Nov 30, 2022Updated 3 years ago
- Flute 3.1 with CMake support☆13Jul 25, 2019Updated 6 years ago
- RISC-V Integration for PYNQ☆12Apr 10, 2020Updated 5 years ago
- 黃鐘揚老師的"系統晶片驗證"作業與專題(SoCV)☆10Jan 18, 2024Updated 2 years ago
- I2C Slave☆14Jul 17, 2014Updated 11 years ago
- A list Viterbo algorithm for decoding PAC codes with various code constructions/rate-profiles☆11May 6, 2022Updated 3 years ago
- For the recognition of orange fruit, using edge detection and color detection method. And for this methodology, I used image segmentation…☆14Jun 8, 2021Updated 4 years ago
- BP list decoding for polar codes☆14Sep 1, 2023Updated 2 years ago
- USB2.0 Device Controller IP Core☆14Aug 18, 2023Updated 2 years ago
- 使用verilog实现流水线 FFT☆14Jul 1, 2024Updated last year
- ☆19Mar 12, 2024Updated last year
- Performance and computational analysis of polarization-adjusted convolutional (PAC) codes; Fano decoding algorithm☆17Aug 9, 2022Updated 3 years ago
- Official implementation for "Knowledge Distillation with Refined Logits".☆21Aug 26, 2024Updated last year
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆22Apr 20, 2022Updated 3 years ago
- Verilog implementation of Bubble Sorter and Odd Even Transposition Sorter.☆14Nov 22, 2015Updated 10 years ago
- A Vivado IP package of the PicoRV32 RISC-V processor☆15Jul 9, 2020Updated 5 years ago
- 物件導向-戴文凱☆13Jun 1, 2021Updated 4 years ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆19Jan 9, 2026Updated last month
- Computer-aided VLSI System design, EEE 5022, National Taiwan University, 2018 Spring☆19Sep 19, 2018Updated 7 years ago
- Polar codes are error correction codes developed by Erdal Arikan which achieves channel capacity and its reduced complexity makes it more…☆19Jul 22, 2021Updated 4 years ago
- Avionics Full-Duplex Switched Ethernet model for OMNeT++☆17Sep 13, 2017Updated 8 years ago
- Polar Codes Implementation on Vhdl☆15Jun 4, 2016Updated 9 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆80Apr 28, 2023Updated 2 years ago
- Android IOS MusicXml AI智能钢琴、吉他、二胡、小提琴等乐谱识别播放渲染 AifbdScore 曲谱乐谱渲染识别。 AifbdScore是一个跨平台的声音识别和评 测库，运用人工智能深度学习算法采集各 种乐器不同音高的时域、频域特征训练成 模型，通过手…☆21Nov 11, 2021Updated 4 years ago
- Code for ICML 2023 paper "Quantifying the Knowledge in GNNs for Reliable Distillation into MLPs"☆22Sep 24, 2025Updated 4 months ago
- SystemVerilog for Verification A Guide to Learning the Testbench Language Features Third Edition中文翻译☆19Jan 10, 2022Updated 4 years ago
- The official project website of "Small Scale Data-Free Knowledge Distillation" (SSD-KD for short, published in CVPR 2024).☆22Jun 13, 2024Updated last year
- 5G NR LDPC MATLAB implementation☆30May 31, 2024Updated last year
- IC-contest 2012~2024☆22Apr 30, 2024Updated last year
- ☆20Jul 14, 2025Updated 7 months ago
- Board: PYNQ-Z2, Vitis version: 2022.1☆21Sep 2, 2024Updated last year
- Computer-Aided VLSI System Design☆23Oct 24, 2024Updated last year
- Fruit Classifier (Support Vector Machine vs KNN) using thresholding and Intensity Rescaling☆21Nov 22, 2022Updated 3 years ago