CospanDesign / nysa-sataLinks
☆89Updated 8 years ago
Alternatives and similar repositories for nysa-sata
Users that are interested in nysa-sata are comparing it to the libraries listed below
Sorting:
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆76Updated last year
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- WISHBONE SD Card Controller IP Core☆130Updated 3 years ago
- USB 2.0 Device IP Core☆73Updated 8 years ago
- Open source FPGA-based NIC and platform for in-network compute☆67Updated 4 months ago
- Small (Q)SPI flash memory programmer in Verilog☆67Updated 3 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Updated 5 years ago
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆175Updated last year
- ☆80Updated 3 years ago
- ☆76Updated 3 years ago
- Verilog Repository for GIT☆35Updated 4 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72Updated 7 months ago
- IEEE P1735 decryptor for VHDL☆39Updated 10 years ago
- TCP/IP controlled VPI JTAG Interface.☆69Updated 11 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆93Updated 3 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆42Updated 3 months ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆160Updated 10 months ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆70Updated 8 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆80Updated 3 years ago
- UART -> AXI Bridge☆68Updated 4 years ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆104Updated 7 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆53Updated 2 years ago
- Verilog wishbone components☆123Updated last year
- JESD204b modules in VHDL☆30Updated 6 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆236Updated 3 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 7 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 11 years ago
- SPI-Flash XIP Interface (Verilog)☆48Updated 4 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆76Updated 2 years ago