CospanDesign / nysa-sata
☆82Updated 7 years ago
Alternatives and similar repositories for nysa-sata:
Users that are interested in nysa-sata are comparing it to the libraries listed below
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆68Updated 8 months ago
- ☆53Updated 2 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆93Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆65Updated 2 years ago
- Verilog digital signal processing components☆126Updated 2 years ago
- USB 2.0 Device IP Core☆59Updated 7 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆88Updated 6 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆61Updated 8 years ago
- TCP/IP controlled VPI JTAG Interface.☆63Updated last month
- Open source FPGA-based NIC and platform for in-network compute☆60Updated 3 months ago
- Demonstration of the AXI DMA engine on the ZedBoard☆52Updated 3 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆92Updated 2 weeks ago
- Verilog wishbone components☆113Updated last year
- UART -> AXI Bridge☆60Updated 3 years ago
- ☆59Updated 3 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆33Updated 10 months ago
- Ethernet MAC 10/100 Mbps☆78Updated 5 years ago
- USB3 PIPE interface for Xilinx 7-Series☆209Updated 2 years ago
- IEEE P1735 decryptor for VHDL☆29Updated 9 years ago
- WISHBONE SD Card Controller IP Core☆119Updated 2 years ago
- Basic USB-CDC device core (Verilog)☆77Updated 3 years ago
- ☆108Updated 2 weeks ago
- Ethernet 10GE MAC☆45Updated 10 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- Example designs for FPGA Drive FMC☆232Updated last month
- A simple DDR3 memory controller☆54Updated 2 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆63Updated 3 months ago
- Verilog Repository for GIT☆31Updated 3 years ago
- I2C models for cocotb☆29Updated 10 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆46Updated last year