CospanDesign / nysa-sataLinks
☆85Updated 8 years ago
Alternatives and similar repositories for nysa-sata
Users that are interested in nysa-sata are comparing it to the libraries listed below
Sorting:
- Ethernet MAC 10/100 Mbps☆83Updated 5 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆72Updated last year
- IEEE P1735 decryptor for VHDL☆35Updated 10 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆172Updated last year
- TCP/IP controlled VPI JTAG Interface.☆66Updated 5 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆83Updated 2 years ago
- ☆70Updated 3 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- UART -> AXI Bridge☆61Updated 4 years ago
- ☆68Updated 3 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆101Updated this week
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆33Updated 8 years ago
- Verilog wishbone components☆115Updated last year
- WISHBONE SD Card Controller IP Core☆125Updated 2 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆65Updated 8 months ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆151Updated 4 months ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆64Updated 8 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- A simple DDR3 memory controller☆57Updated 2 years ago
- Verilog SPI master and slave☆55Updated 9 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆79Updated last year
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆72Updated 2 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago