☆92May 4, 2017Updated 9 years ago
Alternatives and similar repositories for nysa-sata
Users that are interested in nysa-sata are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Repository for GIT☆37May 4, 2021Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆37May 12, 2020Updated 6 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆78Jun 2, 2024Updated 2 years ago
- Small footprint and configurable SATA core☆171Updated this week
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器，用来读写硬盘。☆148Sep 14, 2023Updated 3 years ago
- SDIO Device Verilog Core☆25Jul 25, 2018Updated 8 years ago
- mirror of https://git.elphel.com/Elphel/x393☆40Mar 16, 2023Updated 3 years ago
- Sata 2 Host Controller for FPGA implementation☆18Oct 11, 2017Updated 9 years ago
- FPGA Development toolset☆20Jun 15, 2017Updated 9 years ago
- Example designs for FPGA Drive FMC☆305Oct 26, 2026Updated last week
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Jun 8, 2017Updated 9 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- ☆22Jul 28, 2021Updated 5 years ago
- Integration of SIFT and LES Algorithms☆14May 6, 2024Updated 2 years ago
- ☆30Apr 1, 2017Updated 9 years ago
- Wishbone SATA Controller☆28Sep 17, 2026Updated last month
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 8 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Jun 10, 2026Updated 4 months ago
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Nov 29, 2017Updated 8 years ago
- ☆92Jun 27, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆12Dec 20, 2013Updated 12 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆40Oct 25, 2020Updated 6 years ago
- Python tools for Vivado Projects☆72Apr 3, 2019Updated 7 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆128Jul 7, 2016Updated 10 years ago
- IP core with AXI interface for reading the Device DNA from the PL of Zynq 7000 devices☆14Nov 25, 2021Updated 4 years ago
- uRV RISC-V core☆18Sep 29, 2015Updated 11 years ago
- HDL libraries and projects☆2,051Updated this week
- The RIFFA development repository☆884Jun 11, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆26Oct 8, 2019Updated 7 years ago
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- Verilog Ethernet Switch (layer 2)☆60Oct 18, 2023Updated 3 years ago
- ☆15Aug 1, 2023Updated 3 years ago
- Hardware Assisted IEEE 1588 IP Core☆29Jul 17, 2014Updated 12 years ago
- FPGA-based SATA-DMA Host Controller☆36Nov 20, 2025Updated 11 months ago
- spi memory controller☆24Jan 5, 2017Updated 9 years ago