CospanDesign / nysa-sataLinks
☆86Updated 8 years ago
Alternatives and similar repositories for nysa-sata
Users that are interested in nysa-sata are comparing it to the libraries listed below
Sorting:
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆75Updated last year
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆93Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- IEEE P1735 decryptor for VHDL☆36Updated 10 years ago
- ☆79Updated 3 years ago
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆174Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆66Updated 2 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆40Updated last month
- Extensible FPGA control platform☆61Updated 2 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 7 months ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆120Updated last week
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆65Updated 5 months ago
- ☆74Updated 3 years ago
- USB 2.0 Device IP Core☆70Updated 8 years ago
- Verilog wishbone components☆119Updated last year
- WISHBONE SD Card Controller IP Core☆128Updated 3 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆68Updated 8 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- ☆36Updated 5 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- Verilog digital signal processing components☆157Updated 2 years ago
- ☆112Updated 7 months ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 9 months ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Updated 8 years ago