NetFPGA-SUME public repository
☆116Mar 27, 2015Updated 11 years ago
Alternatives and similar repositories for NetFPGA-SUME-public
Users that are interested in NetFPGA-SUME-public are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- NetFPGA public repository☆188Jul 1, 2020Updated 6 years ago
- P4-NetFPGA wiki☆106Feb 26, 2018Updated 8 years ago
- NetFPGA 1G infrastructure and gateware☆395Apr 11, 2019Updated 7 years ago
- The code for both the framework and experiments from the NSDI '19 paper "Loom: Flexible and Efficient NIC Packet Scheduling"☆31Feb 4, 2019Updated 7 years ago
- Ethernet switch implementation written in Verilog☆66Jun 13, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- FlowBlaze: Stateful Packet Processing in Hardware☆72Jun 30, 2026Updated 4 months ago
- ☆11Jun 21, 2024Updated 2 years ago
- ☆56Jun 22, 2022Updated 4 years ago
- The implementation of AD9371 on KC705☆21Jun 10, 2025Updated last year
- NetFPGA 1G CML Live development repository☆14Jun 23, 2020Updated 6 years ago
- P4-14/16 Bluespec Compiler☆92Apr 4, 2026Updated 6 months ago
- AMD OpenNIC Shell includes the HDL source files☆160Jan 2, 2025Updated last year
- DeepMatch: Practical Deep Packet Inspection in the Data Plane using Network Processors☆15Dec 21, 2020Updated 5 years ago
- ☆27Jun 12, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Poise source code repo☆12Aug 12, 2020Updated 6 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆974Oct 21, 2026Updated last week
- An FPGA NES emulator designed by a high level synthesis (HLS)☆16Jun 11, 2017Updated 9 years ago
- An OpenFlow implementation for the NetFPGA-10G card☆20Feb 18, 2015Updated 11 years ago
- An implementation of Lz77 compression algorithm on FPGA using MaxCompiler programming tool.☆10Sep 4, 2015Updated 11 years ago
- ☆12Jul 4, 2019Updated 7 years ago
- This is the source code for our (Matthias Jasny, Lasse Thostrup, Tobias Ziegler and Carsten Binnig) published paper at SIGMOD’22: P4DB - …☆14Jan 24, 2023Updated 3 years ago
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆10Aug 9, 2023Updated 3 years ago
- ☆60Jul 11, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- NetHCF: Enabling Line-rate and Adaptive Spoofed IP Traffic Filtering☆13Mar 17, 2022Updated 4 years ago
- Portable NIC Architecture☆61Jun 2, 2026Updated 4 months ago
- Open source FPGA-based NIC and platform for in-network compute☆2,506Jul 5, 2024Updated 2 years ago
- A library for creating gRPC messages and communicating with devices exposing a Barefoot Runtime gRPC interface.☆13May 30, 2025Updated last year
- OpenCL Demos for Xilinx FPGAs☆31Dec 7, 2015Updated 10 years ago
- P4 on Raspberry Pi for Networking Education☆134Jul 18, 2026Updated 3 months ago
- ☆363Mar 3, 2025Updated last year
- Agile Network Tester with FPGA & multi-cores☆15Jul 9, 2019Updated 7 years ago
- An open source hardware engine for Open vSwitch on FPGA☆27Dec 8, 2012Updated 13 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 10Gb Ethernet Switch☆279Sep 17, 2026Updated last month
- A few tools for doing video processing on the Zybo FPGA board using VHDL☆11Jun 6, 2017Updated 9 years ago
- C++ reference implementation for Push-In First-Out Queue☆15Aug 18, 2016Updated 10 years ago
- Public Wiki for OSNT☆57Mar 23, 2017Updated 9 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆28May 2, 2017Updated 9 years ago
- ☆14Jun 15, 2016Updated 10 years ago
- Finding bugs in P4 compilers using translation validation.☆40Oct 19, 2026Updated last week