NetFPGA public repository
☆187Jul 1, 2020Updated 5 years ago
Alternatives and similar repositories for NetFPGA-public
Users that are interested in NetFPGA-public are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- NetFPGA 1G infrastructure and gateware☆390Apr 11, 2019Updated 7 years ago
- NetFPGA-SUME public repository☆115Mar 27, 2015Updated 11 years ago
- P4-NetFPGA wiki☆105Feb 26, 2018Updated 8 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago
- Public Wiki for OSNT☆57Mar 23, 2017Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Yilong's NetFPGA-10G Repo☆13May 7, 2015Updated 11 years ago
- 开源SDN交换机项目-FAST 项目背景 现有SDN交换机开源项目（如OVS）主要基于软件编写，虽然其分组转发查表等功能在内核中实现，但分组转发性能仍然是主要问题。将软件SDN交换机的分组转发模块卸载到FPGA中实现，不仅能提高交换性能，而且利用FPGA可重…☆41Apr 23, 2017Updated 9 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆922Apr 15, 2026Updated last month
- Open source FPGA-based NIC and platform for in-network compute☆2,329Jul 5, 2024Updated last year
- 10 Gbit/s flexible and extensible Ethernet FPGA-based traffic generator☆11Oct 3, 2014Updated 11 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 8 years ago
- Open source FPGA-based NIC and platform for in-network compute☆68Aug 21, 2025Updated 9 months ago
- Single-source shortest paths accelerated with AWS F1 FPGA☆14May 2, 2018Updated 8 years ago
- an opensource project to enable TSN research with FAST☆38Jul 7, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- simulation and netfpga code☆33Apr 3, 2013Updated 13 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆76Jan 29, 2017Updated 9 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72May 12, 2026Updated last week
- P4-network-slices-A: Using P4 to slice the substrate network.☆12Nov 4, 2017Updated 8 years ago
- ☆59Jul 11, 2024Updated last year
- Processing System Makefiles☆17Apr 10, 2025Updated last year
- Agile Network Tester with FPGA & multi-cores☆15Jul 9, 2019Updated 6 years ago
- The RIFFA development repository☆872Jun 11, 2024Updated last year
- JESD204b modules in VHDL☆30Apr 18, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- AMD OpenNIC Project Overview☆324Dec 20, 2022Updated 3 years ago
- This is an official GitHub repository for the paper, "Towards timeout-less transport in commodity datacenter networks.".☆17Oct 12, 2021Updated 4 years ago
- USB Type-C serial adapter powered by WCH/FTDI chips☆11Jul 7, 2019Updated 6 years ago
- an opensource project to enable TSN research☆41Apr 26, 2022Updated 4 years ago
- An adapter board with pin headers for low-pin count (LPC) FPGA Mezzanine Cards (FMC).☆11Nov 2, 2020Updated 5 years ago
- C++ reference implementation for Push-In First-Out Queue☆15Aug 18, 2016Updated 9 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Jun 12, 2023Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆890Feb 27, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Unofficial P4_16 implementation of the HashPipe heavy hitter detection algorithm proposed in the paper, "Heavy-Hitter Detection Entirely …☆20Jun 5, 2020Updated 5 years ago
- Information about the NetFPGA 1G-CML card☆14Nov 3, 2014Updated 11 years ago
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- Completed Verilog Pre-labs for the EECS2021 course at York University, Toronto, Canada☆11Mar 31, 2023Updated 3 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆70Jul 25, 2018Updated 7 years ago
- computer hardware system including ps2/vga with tank war game in verilog and mips☆21Oct 21, 2015Updated 10 years ago