☆19Jan 16, 2024Updated 2 years ago
Alternatives and similar repositories for UETRV_ESoC
Users that are interested in UETRV_ESoC are comparing it to the libraries listed below
Sorting:
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- LLVM 2.9 branch with TI C64x backend.☆11Oct 17, 2019Updated 6 years ago
- ☆17Apr 7, 2022Updated 3 years ago
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- CKLink_Lite☆11Oct 18, 2021Updated 4 years ago
- ☆10May 26, 2023Updated 2 years ago
- A 32 bit RISC-V SoC (picorv32) on Lattice MXO2 (step fpga)☆10Jan 18, 2021Updated 5 years ago
- ☆13Dec 2, 2025Updated 3 months ago
- EVE Online Visual Intel Tool☆11Apr 18, 2018Updated 7 years ago
- ACI-GetStarted☆11Jun 4, 2025Updated 9 months ago
- https://zig.day☆13Updated this week
- Custom order number, invoice number, shipment number, credit memo number for Magento 2 platform☆11Nov 1, 2023Updated 2 years ago
- YNAB Integration for KBank☆10Aug 31, 2021Updated 4 years ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆16May 28, 2021Updated 4 years ago
- Nuclei AI Library Optimized For RISC-V Vector☆14Oct 15, 2025Updated 4 months ago
- SystemVerilog examples for a digital design course☆13Mar 30, 2021Updated 4 years ago
- ☆10Feb 27, 2020Updated 6 years ago
- FPGA创新设计大赛全国二等奖，Multi-functional Game Console Based on RISC-V.(基于紫光FPGA的RSIC V多功能游戏机)☆11Aug 16, 2024Updated last year
- Source of Feitian OpenSK USB Dongle help docs.☆12Jul 5, 2022Updated 3 years ago
- ☆10Feb 3, 2017Updated 9 years ago
- Учебные материалы Альянса RISC-V☆16Jun 30, 2025Updated 8 months ago
- Orbs staking contract on EVM used for Orbs Proof-of-Stake☆11Jan 24, 2023Updated 3 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Nov 6, 2019Updated 6 years ago
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 4 years ago
- Cryptography Library using hardware-accelerated ARM CryptoCell CC310 on nRF52-based Bluefruit☆11Oct 14, 2023Updated 2 years ago
- ☆13Nov 9, 2023Updated 2 years ago
- 想打造一个全能的翻译，但并不全能，甚至全不能。。☆10Feb 1, 2025Updated last year
- archlinux的loongarch64-bootstrap版本(为了可以迅速迭代跟进上游工具链，archlinux-loongarch64-bootstrap只滚动base-devel包组)，基础工具链源码取自上游开源社区最新状态的linux/gcc/glibc/bin…☆10Jun 8, 2022Updated 3 years ago
- Libraries used by multiple RepRapFirmware projects☆10Updated this week
- RISC-V Integrated Matrix Development Repository☆21Updated this week
- Chisel Examples for the iCESugar FPGA Board☆12May 4, 2021Updated 4 years ago
- Documentation relevant to the available repositories on RISCV-on-Microsemi-FPGA☆14Nov 21, 2018Updated 7 years ago
- Bootloader for Texas Instruments C2000 MCU using CANopenNode☆17Oct 12, 2025Updated 4 months ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆20Nov 26, 2018Updated 7 years ago
- ☆21May 24, 2025Updated 9 months ago
- R2MDC FFT/IFFT processor adaptive to 64/128/256/512 point☆17Dec 23, 2025Updated 2 months ago
- ☆13Jan 20, 2021Updated 5 years ago
- canopenOnF28335☆14May 27, 2016Updated 9 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆18Nov 12, 2025Updated 3 months ago