merldsu / SAP_FPULinks
This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.
☆18Updated 2 years ago
Alternatives and similar repositories for SAP_FPU
Users that are interested in SAP_FPU are comparing it to the libraries listed below
Sorting:
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆117Updated last week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 9 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆78Updated 4 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆85Updated last year
- General Purpose AXI Direct Memory Access☆59Updated last year
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆40Updated 3 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆141Updated this week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 10 months ago
- Two Level Cache Controller implementation in Verilog HDL☆52Updated 5 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆91Updated 6 years ago
- ☆37Updated 4 months ago
- This repository contains the design files of RISC-V Single Cycle Core☆54Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆112Updated last year
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆16Updated 2 years ago
- ☆13Updated 6 months ago
- A Fast, Low-Overhead On-chip Network☆228Updated this week
- A simple DDR3 memory controller☆60Updated 2 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆66Updated 3 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆12Updated last year
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆49Updated 4 years ago
- Simple cache design implementation in verilog☆50Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year