merldsu / SAP_FPULinks
This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.
☆18Updated 2 years ago
Alternatives and similar repositories for SAP_FPU
Users that are interested in SAP_FPU are comparing it to the libraries listed below
Sorting:
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 4 months ago
- USB -> AXI Debug Bridge☆39Updated 3 years ago
- Basic Verilog Ethernet core and C driver functions☆11Updated 3 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆29Updated 4 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆30Updated last week
- DDR4 Simulation Project in System Verilog☆41Updated 10 years ago
- ☆59Updated 3 years ago
- This repository contains the design files of RISC-V Pipeline Core☆45Updated 2 years ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆15Updated 3 years ago
- Platform Level Interrupt Controller☆40Updated last year
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆27Updated 11 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆16Updated 4 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆40Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆27Updated 3 years ago
- ☆41Updated 3 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆19Updated 2 years ago
- Another tiny RISC-V implementation☆55Updated 3 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- Simple 8-bit UART realization on Verilog HDL.☆105Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆42Updated 3 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆25Updated last year
- UART models for cocotb☆29Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago