merldsu / SAP_FPULinks
This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.
☆18Updated 2 years ago
Alternatives and similar repositories for SAP_FPU
Users that are interested in SAP_FPU are comparing it to the libraries listed below
Sorting:
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆134Updated 4 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆103Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82Updated 4 years ago
- General Purpose AXI Direct Memory Access☆62Updated last year
- ☆40Updated 2 weeks ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆81Updated last month
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆118Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆79Updated 5 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆187Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆62Updated last month
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆108Updated 2 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆17Updated 3 years ago
- Two Level Cache Controller implementation in Verilog HDL☆57Updated 5 years ago
- Complete tutorial code.☆23Updated last year
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆67Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆42Updated 5 months ago
- A Fast, Low-Overhead On-chip Network☆267Updated last week
- Introductory course into static timing analysis (STA).☆99Updated 7 months ago
- Network on Chip Implementation written in SytemVerilog☆198Updated 3 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆74Updated last year
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆56Updated 4 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆58Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆101Updated 5 years ago
- ☆114Updated 2 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆74Updated 3 years ago
- BlackParrot on Zynq☆48Updated this week
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆18Updated last year
- ☆17Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆39Updated 3 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 4 years ago