This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.
☆18Mar 17, 2023Updated 2 years ago
Alternatives and similar repositories for SAP_FPU
Users that are interested in SAP_FPU are comparing it to the libraries listed below
Sorting:
- This repo contain the PY-UVM Framework for different RISC-V Cores☆32Sep 16, 2023Updated 2 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆81Dec 14, 2023Updated 2 years ago
- Implementation of RISC-V RV32I☆28Aug 30, 2022Updated 3 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆25Jul 17, 2025Updated 7 months ago
- A Verilog implementation of a processor cache.☆36Dec 29, 2017Updated 8 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- Mainline friendly SPL for Allwinner T113☆14Jun 24, 2022Updated 3 years ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated last year
- My personal dotfiles for my linux desktop☆10Feb 18, 2026Updated last week
- 基于玄铁openc906，搭建最小化SoC系统☆18Apr 7, 2025Updated 10 months ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- APB Timer Unit☆13Oct 30, 2025Updated 4 months ago
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Feb 22, 2026Updated last week
- Real-time Audio Processing through FIR filters on Basys-3 FPGA and Pmod I2S2☆13Feb 1, 2023Updated 3 years ago
- Basic floating-point components for RISC-V processors☆11Aug 13, 2017Updated 8 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆13Nov 12, 2025Updated 3 months ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- FPGA code for NeTV2☆15Dec 3, 2018Updated 7 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago
- This source code (in Python) is a preliminary implementation of my quadratic-time positive integer matrix multiplication.☆10Nov 23, 2022Updated 3 years ago
- ☆14Feb 24, 2025Updated last year
- Additional camera tuning profiles for Rockchip SoC☆13Dec 12, 2025Updated 2 months ago
- ModelB5 for Self Driving☆11Jan 2, 2023Updated 3 years ago
- ☆14Sep 27, 2022Updated 3 years ago
- A C++ port of karpathy/micrograd, a tiny scalar-valued autograd engine and a neural net library☆13Nov 24, 2023Updated 2 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- note about IC knowledge☆10Sep 7, 2022Updated 3 years ago
- Synthesizable and Parameterized Cache Controller in Verilog☆45Jun 13, 2023Updated 2 years ago
- Simple netcat wrote in C☆16Jun 25, 2025Updated 8 months ago
- Debian patched port of the OpenBSD netcat(nc) for Linux, including support for IPv6, proxies, and Unix sockets.☆13Jul 18, 2017Updated 8 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆16Aug 18, 2022Updated 3 years ago
- This repository contains the design files of RISC-V Pipeline Core☆66May 11, 2023Updated 2 years ago
- 📁 Repo for python_splitter Python package. This package can split Images into Train, Test, Validation folders automatically by shuffling…☆13Jan 1, 2024Updated 2 years ago
- Darwin 0.3 sources released under the APSL☆14Feb 4, 2021Updated 5 years ago
- 重庆大学计算机学院2018级计算机体系结构cache设计☆11Jan 4, 2021Updated 5 years ago
- ☆12Aug 3, 2021Updated 4 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆59Jul 5, 2024Updated last year
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Dec 23, 2022Updated 3 years ago
- Yocto BSP layer for ACPI enabled boards☆16Jan 16, 2025Updated last year