merldsu / SAP_FPULinks
This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.
☆18Updated 2 years ago
Alternatives and similar repositories for SAP_FPU
Users that are interested in SAP_FPU are comparing it to the libraries listed below
Sorting:
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆112Updated this week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 8 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆75Updated 4 years ago
- ☆12Updated 5 months ago
- General Purpose AXI Direct Memory Access☆58Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆135Updated last week
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆104Updated last year
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆174Updated 9 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- A Fast, Low-Overhead On-chip Network☆221Updated last month
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆27Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 3 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- Two Level Cache Controller implementation in Verilog HDL☆52Updated 5 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆139Updated last month
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆75Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆65Updated 2 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆53Updated last year
- A verilog implementation for Network-on-Chip☆76Updated 7 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆12Updated last year
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆90Updated 6 years ago
- Network on Chip Implementation written in SytemVerilog☆189Updated 3 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆49Updated 4 years ago
- This repository contains the design files of RISC-V Pipeline Core☆51Updated 2 years ago
- BlackParrot on Zynq☆45Updated 5 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated last month
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆16Updated 2 years ago
- round robin arbiter☆75Updated 11 years ago