FPGA Verilog HDL design project (DE1-SoC)
☆13Jan 19, 2018Updated 8 years ago
Alternatives and similar repositories for CSGO-fpga-Edition
Users that are interested in CSGO-fpga-Edition are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Yet Another Tetris on FPGA Implementation☆40May 27, 2021Updated 5 years ago
- Audio Signal Processing SoC☆20Mar 13, 2018Updated 8 years ago
- Reconstructing NES game console on Altera DE1-SOC FPGA using System Verilog☆53May 12, 2017Updated 9 years ago
- ☆13Nov 18, 2022Updated 3 years ago
- A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.☆19Oct 11, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- PS3604L Panel firmware☆14Aug 2, 2026Updated 3 months ago
- ☆10Jan 15, 2023Updated 3 years ago
- RTeAAL Sim: Using Tensor Algebra to Represent and Accelerate RTL Simulation -- ASPLOS'26☆18Mar 31, 2026Updated 7 months ago
- An open-source key-value SSD emulator built on top of FEMU. (ASPLOS '25)☆12Mar 31, 2025Updated last year
- .☆18Mar 22, 2026Updated 7 months ago
- Scloud+: An Efficient LWE-based KEM Without Ring/Module Structure☆18Jun 30, 2026Updated 4 months ago
- A digital sound synthesizer on FPGA written in VHDL, C, Python and NodeJS (Terasic DE1-SoC)☆12Jun 19, 2020Updated 6 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 7 years ago
- PolyLUT-Add: FPGA-based LUT Inference with Wide Inputs☆11Apr 22, 2026Updated 6 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Circuit Simulator in C++/SFML☆12Feb 25, 2025Updated last year
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆31Nov 26, 2025Updated 11 months ago
- ☆16Mar 27, 2024Updated 2 years ago
- 该git存储了第六届EDA精英挑战赛赛题10所提供的标注文件。☆10Aug 29, 2024Updated 2 years ago
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆31Mar 21, 2022Updated 4 years ago
- Hardware design files for the PMOD based MUX☆13Aug 22, 2019Updated 7 years ago
- Simple SPI interface for FPGAs☆12Feb 8, 2014Updated 12 years ago
- Coleção de informações sobre POS's disponíveis no mercado Brasileiro, com propósito educativo.☆11Sep 6, 2020Updated 6 years ago
- Repository for RTL building blocks #100daysofrtl VERILOG VHDL System Verilog☆14Jun 3, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Материалы к серии роликов “Цифровая обработка сигналов”. Live-скрипты и файлы с данными для примеров, рассматриваемых в курсе.☆19Apr 11, 2019Updated 7 years ago
- Official Implementation of PixelRNN: In-Pixel Recurrent Neural Networks for End-to-end--optimized Perception with Neural Sensors☆19Oct 27, 2024Updated 2 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆16Sep 25, 2024Updated 2 years ago
- Implements Mutex, Semaphore and exclusive ReadModifyWrite operations on ARM Cortex-M3 and Cortex-M4☆11Feb 28, 2019Updated 7 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 7 years ago
- Digital Logic Lecture Final Project in the first term of year 2020-21☆11Jan 25, 2021Updated 5 years ago
- Aliexpress coupon search | Find cheapest item and show possible coupon freebies☆22Jun 5, 2017Updated 9 years ago
- ☆16May 23, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Laser Fault Injection on a Budget: RP2350 Edition☆15Dec 14, 2024Updated last year
- Projects done for Advanced Digital Design with Verilog. Examples include code for applications like Sobel Edge Detection and DTMF generat…☆12Sep 10, 2018Updated 8 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- Zeonica is a simulator for CGRA and Wafer-Scale Accelerators.☆23Aug 19, 2026Updated 2 months ago
- Source repository for BECE Vault — the free, semester-wise notes library for Bachelor in Computer Engineering at Pokhara University. Brow…☆22Updated this week
- M5StickC +CardKB HAT で、ポケコンっぽい何かを作りたい！☆11Nov 15, 2020Updated 5 years ago
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 5 years ago