Student project for using audio on the DE2-115 FPGA development board.
☆28Apr 28, 2018Updated 8 years ago
Alternatives and similar repositories for VerilogDE2115AudioFilters
Users that are interested in VerilogDE2115AudioFilters are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 7 years ago
- ☆15May 16, 2017Updated 9 years ago
- WM8731 Audio CODEC using Verilog (DE2-115)☆11Jul 28, 2019Updated 7 years ago
- A set of audio processing functions implemented by FPGA☆30Sep 28, 2021Updated 4 years ago
- 題目練習☆13Sep 29, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆11Mar 4, 2025Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆84Oct 7, 2022Updated 3 years ago
- Verilog implementation of Pac-Man made for a class's final project☆19Mar 7, 2012Updated 14 years ago
- Matrix multiplication on multiple Nios II cores☆17Feb 12, 2020Updated 6 years ago
- Verilog implementation of a ultrasonic radar☆21Jan 7, 2018Updated 8 years ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆25Apr 20, 2022Updated 4 years ago
- ☆16May 30, 2021Updated 5 years ago
- ☆22Jan 21, 2025Updated last year
- MLFlow End to End Workshop at Chandigarh University☆11Feb 3, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- [WIP] ConfigX - Settings Management☆13Mar 6, 2024Updated 2 years ago
- USB MIDI Controller with Mackie Protocol support☆12Mar 15, 2018Updated 8 years ago
- Quantitative analysis for traders on Oslo Stock Exchange. Download, plot and play with data from Oslo Børs and Nasdaq OMX☆10Jul 28, 2018Updated 8 years ago
- ☆21Sep 16, 2018Updated 8 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 15 years ago
- This repository contains codes and texts related with the FPGA RTL Implementation of the Delay and Sum Beamformer☆23Apr 4, 2022Updated 4 years ago
- Simple delay effect (with delay time, feedback and dry-wet params), developed to run on an ADSL Huawei router with a modified firmware☆12Jan 25, 2024Updated 2 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆20Jan 27, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- Haar wavelet based Discrete wavelet transform for ECG feature extraction in Verilog☆20Jul 21, 2015Updated 11 years ago
- Arty FPGA board starter project☆12Sep 13, 2022Updated 4 years ago
- Example of using a eurorack-pmod as an 8-channel (4in + 4out) USB sound card, based on the LUNA project.☆13Nov 18, 2025Updated 10 months ago
- 基于FPGA的FFT☆19Feb 18, 2019Updated 7 years ago
- ☆15May 24, 2025Updated last year
- FPGA Verilog HDL design project (DE1-SoC)☆13Jan 19, 2018Updated 8 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆149May 14, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SynthPilot官方教程文档☆34Apr 8, 2026Updated 5 months ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).☆11Jan 13, 2021Updated 5 years ago
- C++ and Verilog to implement AES128☆24Apr 30, 2018Updated 8 years ago
- A small suite of apps that demonstrate how to code JACK MIDI applications.☆12Mar 6, 2013Updated 13 years ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 7 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- ☆11Aug 7, 2019Updated 7 years ago