Student project for using audio on the DE2-115 FPGA development board.
☆27Apr 28, 2018Updated 7 years ago
Alternatives and similar repositories for VerilogDE2115AudioFilters
Users that are interested in VerilogDE2115AudioFilters are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- ☆15May 16, 2017Updated 8 years ago
- Using an Altera DE10-Lite FPGA development board to simulate an FFT processor. Audio input frequencies will be visualized onto a VGA disp…☆15May 5, 2020Updated 5 years ago
- FPGA-based FFT audio spectrum analyzer☆23Nov 19, 2017Updated 8 years ago
- ☆11Mar 4, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- 題目練習☆13Sep 29, 2022Updated 3 years ago
- DDR3 SDRAM controller☆18Jul 17, 2014Updated 11 years ago
- ☆12May 27, 2024Updated last year
- This project demonstrates DSP capabilities of Terasic DE2-115☆28Jun 22, 2018Updated 7 years ago
- ☆20Sep 16, 2018Updated 7 years ago
- Verilog implementation of Pac-Man made for a class's final project☆19Mar 7, 2012Updated 14 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆78Oct 7, 2022Updated 3 years ago
- Matrix multiplication on multiple Nios II cores☆16Feb 12, 2020Updated 6 years ago
- R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.☆22Apr 30, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆23Apr 20, 2022Updated 3 years ago
- Verilog implementation of a ultrasonic radar☆20Jan 7, 2018Updated 8 years ago
- MLFlow End to End Workshop at Chandigarh University☆11Feb 3, 2023Updated 3 years ago
- USB MIDI Controller with Mackie Protocol support☆12Mar 15, 2018Updated 8 years ago
- This repository contains codes and texts related with the FPGA RTL Implementation of the Delay and Sum Beamformer☆21Apr 4, 2022Updated 3 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- APB Timer Unit☆13Oct 30, 2025Updated 4 months ago
- ☆15May 30, 2021Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆55Jun 19, 2021Updated 4 years ago
- IC-contest 2012~2024☆23Apr 30, 2024Updated last year
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- Create customized email signatures☆18Dec 10, 2022Updated 3 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆18Jan 27, 2023Updated 3 years ago
- Example of using a eurorack-pmod as an 8-channel (4in + 4out) USB sound card, based on the LUNA project.☆12Nov 18, 2025Updated 4 months ago
- Arty FPGA board starter project☆12Sep 13, 2022Updated 3 years ago
- Control Voltage Plugins☆10Jun 12, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- My amp pcbs☆11Jul 28, 2024Updated last year
- 基于FPGA的FFT☆19Feb 18, 2019Updated 7 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).☆11Jan 13, 2021Updated 5 years ago
- ☆10Aug 7, 2019Updated 6 years ago
- SHA256 hardware accelerator, synthesized for and mapped on the Zynq core of the Zybo board by Digilent☆27Jul 10, 2018Updated 7 years ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 6 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆140May 14, 2021Updated 4 years ago