Reenforcements / VerilogDE2115AudioFiltersLinks
Student project for using audio on the DE2-115 FPGA development board.
☆27Updated 7 years ago
Alternatives and similar repositories for VerilogDE2115AudioFilters
Users that are interested in VerilogDE2115AudioFilters are comparing it to the libraries listed below
Sorting:
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆35Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images☆60Updated 3 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆59Updated 3 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year
- Lecture about FIR filter on an FPGA☆12Updated last year
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆14Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- I2C Master Verilog module☆34Updated this week
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆62Updated 3 years ago
- ☆13Updated 3 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- Verilog digital signal processing components☆141Updated 2 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆42Updated last year
- An i2c master controller implemented in Verilog☆31Updated 7 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆60Updated 2 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- ☆43Updated 3 years ago
- This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.☆23Updated 5 years ago
- Realtime video processing w/ Gaussian + Sobel Filters targeting Artix-7 FPGA☆26Updated 3 years ago
- UART implementation using verilog☆19Updated 2 years ago
- Pipeline FFT Implementation in Verilog HDL☆119Updated 6 years ago
- Reed Solomon Decoder (204,188)☆12Updated 10 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- Verilog Code for I2C Protocol☆18Updated 4 years ago
- A 2D convolution hardware implementation written in Verilog☆47Updated 4 years ago