Student project for using audio on the DE2-115 FPGA development board.
☆28Apr 28, 2018Updated 8 years ago
Alternatives and similar repositories for VerilogDE2115AudioFilters
Users that are interested in VerilogDE2115AudioFilters are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- ☆15May 16, 2017Updated 9 years ago
- WM8731 Audio CODEC using Verilog (DE2-115)☆10Jul 28, 2019Updated 6 years ago
- FPGA-based FFT audio spectrum analyzer☆23Nov 19, 2017Updated 8 years ago
- ☆10Aug 30, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆11Mar 4, 2025Updated last year
- FPGA based, Real-time processing of audio, including voiceprint recognition, adaptive noise suppression, et al.☆16May 8, 2025Updated last year
- 題目練習☆13Sep 29, 2022Updated 3 years ago
- DDR3 SDRAM controller☆18Jul 17, 2014Updated 11 years ago
- ☆15May 27, 2024Updated 2 years ago
- ☆21Sep 16, 2018Updated 7 years ago
- Verilog implementation of Pac-Man made for a class's final project☆19Mar 7, 2012Updated 14 years ago
- Matrix multiplication on multiple Nios II cores☆16Feb 12, 2020Updated 6 years ago
- R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.☆22Apr 30, 2019Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆25Apr 20, 2022Updated 4 years ago
- Verilog implementation of a ultrasonic radar☆19Jan 7, 2018Updated 8 years ago
- MLFlow End to End Workshop at Chandigarh University☆11Feb 3, 2023Updated 3 years ago
- [WIP] ConfigX - Settings Management☆13Mar 6, 2024Updated 2 years ago
- Verilog implementation of Bresenham's line drawing algorithm.☆14May 11, 2026Updated 2 weeks ago
- ☆24May 15, 2024Updated 2 years ago
- Quantitative analysis for traders on Oslo Stock Exchange. Download, plot and play with data from Oslo Børs and Nasdaq OMX☆10Jul 28, 2018Updated 7 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Simple delay effect (with delay time, feedback and dry-wet params), developed to run on an ADSL Huawei router with a modified firmware☆12Jan 25, 2024Updated 2 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆17Jan 16, 2026Updated 4 months ago
- ☆16May 30, 2021Updated 4 years ago
- ☆55Jun 19, 2021Updated 4 years ago
- IC-contest 2012~2024☆24Apr 30, 2024Updated 2 years ago
- General Purpose AXI Direct Memory Access☆67May 12, 2024Updated 2 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Example of using a eurorack-pmod as an 8-channel (4in + 4out) USB sound card, based on the LUNA project.☆13Nov 18, 2025Updated 6 months ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆18Jan 27, 2023Updated 3 years ago
- Arty FPGA board starter project☆12Sep 13, 2022Updated 3 years ago
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Feb 16, 2026Updated 3 months ago
- Control Voltage Plugins☆10Jun 12, 2023Updated 2 years ago
- 基于FPGA的FFT☆19Feb 18, 2019Updated 7 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 6 months ago