pku-minic / first-step-rsLinks
Take your first step in writing a compiler. Implemented in Rust.
☆16Updated 2 years ago
Alternatives and similar repositories for first-step-rs
Users that are interested in first-step-rs are comparing it to the libraries listed below
Sorting:
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Updated 4 years ago
- Asynchronous OS kernel written in Rust.☆34Updated 4 years ago
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Updated 4 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆31Updated 3 years ago
- Rust bindings for SPDK☆12Updated 5 years ago
- Being a full-stack hacker, RISCV, LLVM, and more.☆17Updated 3 years ago
- User programs for rCore OS☆18Updated 3 years ago
- Distributed, Replicated, Protocol-generic Key-value Store in Async Rust For SMR Protocols Research☆13Updated 3 weeks ago
- 💻 A 5-stage pipeline MIPS CPU design in Haskell.☆36Updated 4 years ago
- Handle TrapFrame across kernel and user space on multiple ISAs.☆33Updated 11 months ago
- Game Engine From Scratch -- Rust China Conference 2020 topic by LemonHX and his team.☆14Updated 4 years ago
- Just for fun riscv64 emulator, which boots the Linux.☆41Updated 2 years ago
- Warning: 🕳 ahead!☆16Updated 5 years ago
- 遍历设备树二进制对象☆12Updated last year
- ☆18Updated 3 years ago
- Superscalar RISC-V processor written in Clash.☆34Updated 2 years ago
- Free space bitmap allocator☆12Updated 6 months ago
- Framework of pa code for THU compiler principle course.☆13Updated 5 years ago
- ☆30Updated 2 years ago
- 基于FPGA实现用户态中断硬件机制与优化操作系统内核☆9Updated 2 months ago
- A mininal runtime / startup for Supervisor Binary Interface (SBI) on RISC-V.☆19Updated 3 years ago
- 各类内核的设计思路☆19Updated 4 years ago
- Asynchronous semantics for architectural simulation and synthesis.☆27Updated 2 weeks ago
- What if everything is a io_uring?☆16Updated 2 years ago
- 快速陷入处理☆36Updated 3 weeks ago
- All public report slides, articles and meeting minutes related to RustSBI☆29Updated last week
- RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core☆17Updated last year
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆70Updated 3 weeks ago
- Rust library for low-level abstraction of MIPS processors☆31Updated 5 years ago
- 自嗨虚拟化软件 - 'Enjoy yourself' type-1 hypervisor software☆25Updated 3 years ago