pku-minic / first-step-rsLinks
Take your first step in writing a compiler. Implemented in Rust.
☆16Updated 2 years ago
Alternatives and similar repositories for first-step-rs
Users that are interested in first-step-rs are comparing it to the libraries listed below
Sorting:
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Updated 4 years ago
- Official page for 18-847C (Spring '22): Data Center Computing☆16Updated 3 years ago
- Course website for Advanced Operating Systems☆13Updated 3 years ago
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Updated 4 years ago
- User programs for rCore OS☆18Updated 3 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆32Updated 3 years ago
- ☆30Updated 2 years ago
- What if everything is a io_uring?☆16Updated 2 years ago
- 各类内核的设计思路☆19Updated 4 years ago
- Framework of pa code for THU compiler principle course.☆13Updated 5 years ago
- Coffer is a RISC-V trusted execution environment developed in Rust.☆20Updated 3 years ago
- A Rust based Multicore OS developed by UltraTeam, HITsz. Currently updated on https://gitee.com/LoanCold/ultraos_backup☆46Updated last year
- ☆18Updated 3 years ago
- 项目的主仓库☆25Updated 3 years ago
- An implementation of ext2 filesystem in Rust☆15Updated 3 years ago
- 遍历设备树二进制对象☆12Updated last month
- Asynchronous OS kernel written in Rust.☆32Updated 4 years ago
- 用Rust语言重新设计与实现xv6☆35Updated 3 years ago
- A set of tools that automate the execution of scarab simulations☆13Updated this week
- ☆16Updated 2 years ago
- TiledKernel is a code generation library based on macro kernels and memory hierarchy graph data structure.☆19Updated last year
- Asynchronous semantics for architectural simulation and synthesis.☆49Updated this week
- Paging Debug tool for GDB using python☆13Updated 3 years ago
- ☆76Updated 3 years ago
- An LALR1(1)/LL(1) parser generator in Rust, for multiple languages.☆48Updated 3 years ago
- OS Tutorial Summer of Code 2020☆19Updated 3 years ago
- 自嗨虚拟化软件 - 'Enjoy yourself' type-1 hypervisor software☆25Updated 3 years ago
- Linux source code for ISCA 2020 paper "Enhancing and Exploiting Contiguity for Fast Memory Virtualization"☆18Updated 4 years ago
- outline and links for PLDI 2022 tutorial☆17Updated 3 years ago
- 💻 A 5-stage pipeline MIPS CPU design in Haskell.☆36Updated 5 years ago