Alternatives and similar repositories for first-step-rs

Users that are interested in first-step-rs are comparing it to the libraries listed below

• wangrunji0408 / rjrouter
  [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)
  ☆14Updated 5 years ago
• oscomp / proj23-lightweight-hypervisor
  在RISC-V处理器上实现一个轻量级的Hypervisor。
  ☆12Updated 4 years ago
• STAR-Research / 18-847C-S22
  Official page for 18-847C (Spring '22): Data Center Computing
  ☆15Updated 3 years ago
• rcore-os / rcore-user
  User programs for rCore OS
  ☆18Updated 3 years ago
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆32Updated 3 years ago
• efeslab / eecs582
  Course website for Advanced Operating Systems
  ☆13Updated 3 years ago
• rcore-os / nvme_driver
  ☆29Updated 2 years ago
• oscomp / proj6-user-level-interrupt
  基于FPGA实现用户态中断硬件机制与优化操作系统内核
  ☆10Updated 7 months ago
• CircuitCoder / ChannelOS
  What if everything is a io_uring?
  ☆16Updated 3 years ago
• MashPlant / decaf-rs
  Framework of pa code for THU compiler principle course.
  ☆13Updated 5 years ago
• rcore-os / aCore
  Asynchronous OS kernel written in Rust.
  ☆32Updated 4 years ago
• yukiiiteru / DailySchedule_2020
  OS Tutorial Summer of Code 2020
  ☆19Updated 3 years ago
• HUST-OS / design-pattern-notes
  各类内核的设计思路
  ☆19Updated 4 years ago
• YdrMaster / dtb-walker
  遍历设备树二进制对象
  ☆13Updated last month
• LearningOS / uCore-Tutorial-Guide-2022S
  ☆18Updated 3 years ago
• skyzh / mips-simulator
  💻 A 5-stage pipeline MIPS CPU design in Haskell.
  ☆35Updated 5 years ago
• Jaic1 / xv6-riscv-rust
  ☆76Updated 3 years ago
• oscomp / proj4-xv6-rust
  用Rust语言重新设计与实现xv6
  ☆35Updated 3 years ago
• MashPlant / lalr1
  An LALR1(1)/LL(1) parser generator in Rust, for multiple languages.
  ☆49Updated 3 years ago
• jwnhy / coffer
  Coffer is a RISC-V trusted execution environment developed in Rust.
  ☆21Updated 3 years ago
• Oyami-Srk / RISCV-GDB-Paging
  Paging Debug tool for GDB using python
  ☆13Updated 3 years ago
• djanderson / riscv-5stage-simulator
  A 5-stage pipelining RISC-V 32I simulator written in Rust.
  ☆19Updated 4 years ago
• mit-pdos / 6.826-2019-labs
  Lab assignments for 6.826
  ☆11Updated 6 years ago
• rustsbi / sbi-rt
  Simple RISC-V SBI runtime library; designated for supervisor use
  ☆25Updated last year
• rustcc / GEFS
  Game Engine From Scratch -- Rust China Conference 2020 topic by LemonHX and his team.
  ☆14Updated 4 years ago
• OS-F-4 / usr-intr
  项目的主仓库
  ☆25Updated 3 years ago
• losfair / Violet
  Superscalar RISC-V processor written in Clash.
  ☆34Updated 3 years ago
• little-squirrel-cute / most
  Codes for MO's Trading
  ☆15Updated 3 years ago
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆65Updated 2 years ago
• litz-lab / scarab-infra
  A set of tools that automate the execution of scarab simulations
  ☆18Updated this week