riscv-and-rust-and-decaf / riscv32i-cpu-chiselLinks
riscv32i-cpu
☆18Updated 4 years ago
Alternatives and similar repositories for riscv32i-cpu-chisel
Users that are interested in riscv32i-cpu-chisel are comparing it to the libraries listed below
Sorting:
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆176Updated 4 years ago
- CQU Dual Issue Machine☆37Updated last year
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- Learning how to make RISC-V 32bit CPU with Chisel☆70Updated 4 years ago
- XiangShan Frontend Develop Environment☆68Updated last week
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated last month
- Pick your favorite language to verify your chip.☆72Updated this week
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆37Updated 3 years ago
- SystemVerilog implemention of the TAGE branch predictor☆13Updated 4 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- 我的一生一芯项目☆16Updated 3 years ago
- Open-source high-performance non-blocking cache☆91Updated last week
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- Modern co-simulation framework for RISC-V CPUs☆159Updated last week
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- 第六届龙芯杯混元形意太极门战队作品☆18Updated 3 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Updated last year
- "aura" my super-scalar O3 cpu core☆24Updated last year
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Updated 2 years ago
- A teaching-focused RISC-V CPU design used at UC Davis☆151Updated 2 years ago
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- 一生一芯CPU/目前做到cache/后续主要考虑ASIC DV☆22Updated 10 months ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Updated 2 years ago
- ☆89Updated last month
- MIT6.175 & MIT6.375 Study Notes☆44Updated 2 years ago
- 龙芯杯21个人赛作品☆35Updated 4 years ago
- 💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…☆205Updated 5 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆214Updated 5 months ago
- ☆68Updated 9 months ago
- nscscc2018☆26Updated 7 years ago