riscv-and-rust-and-decaf / riscv32i-cpu-chiselLinks
riscv32i-cpu
☆18Updated 4 years ago
Alternatives and similar repositories for riscv32i-cpu-chisel
Users that are interested in riscv32i-cpu-chisel are comparing it to the libraries listed below
Sorting:
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆47Updated last year
- "aura" my super-scalar O3 cpu core☆24Updated last year
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆40Updated last year
- Learning how to make RISC-V 32bit CPU with Chisel☆67Updated 3 years ago
- SystemVerilog implemention of the TAGE branch predictor☆12Updated 4 years ago
- 我的一生一芯项目☆16Updated 3 years ago
- ☆67Updated 3 months ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆40Updated 7 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 6 months ago
- CQU Dual Issue Machine☆36Updated 11 months ago
- MIT6.175 & MIT6.375 Study Notes☆40Updated 2 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- RISC-V 64 CPU☆10Updated 2 years ago
- ☆18Updated 2 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆14Updated 2 years ago
- ☆64Updated last month
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆36Updated 3 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆8Updated 3 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated last year
- ☆34Updated 5 years ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Updated 3 years ago
- nscscc2018☆26Updated 6 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- ☆86Updated last month
- Open-source high-performance non-blocking cache☆82Updated last week
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆55Updated 3 years ago
- ☆22Updated 2 years ago