riscv-and-rust-and-decaf / riscv32i-cpu-chiselLinks
riscv32i-cpu
☆18Updated 4 years ago
Alternatives and similar repositories for riscv32i-cpu-chisel
Users that are interested in riscv32i-cpu-chisel are comparing it to the libraries listed below
Sorting:
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆174Updated 4 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- Learning how to make RISC-V 32bit CPU with Chisel☆70Updated 3 years ago
- CQU Dual Issue Machine☆37Updated last year
- 我的一生一芯项目☆16Updated 3 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 10 months ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆40Updated 7 years ago
- MIT6.175 & MIT6.375 Study Notes☆42Updated 2 years ago
- Modern co-simulation framework for RISC-V CPUs☆153Updated this week
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆37Updated 3 years ago
- 一生一芯CPU/目前做到cache/后续主要考虑ASIC DV☆21Updated 8 months ago
- XiangShan Frontend Develop Environment☆65Updated 2 weeks ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- Open-source high-performance non-blocking cache☆88Updated last week
- SystemVerilog implemention of the TAGE branch predictor☆12Updated 4 years ago
- Pick your favorite language to verify your chip.☆66Updated this week
- Yet another toy CPU.☆92Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Updated 2 years ago
- A Study of the SiFive Inclusive L2 Cache☆67Updated last year
- 💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…☆204Updated 5 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆20Updated 6 years ago
- SoC for CQU Dual Issue Machine☆12Updated 2 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆30Updated 5 years ago
- Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud☆21Updated 7 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 6 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- A Symmetric Multiprocessing OS Kernel over RISC-V☆32Updated 3 years ago
- A softcore microprocessor of MIPS32 architecture.☆40Updated last year
- nscscc2018☆26Updated 6 years ago