riscv-and-rust-and-decaf / riscv32i-cpu-chiselLinks
riscv32i-cpu
☆18Updated 4 years ago
Alternatives and similar repositories for riscv32i-cpu-chisel
Users that are interested in riscv32i-cpu-chisel are comparing it to the libraries listed below
Sorting:
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆174Updated 4 years ago
- CQU Dual Issue Machine☆37Updated last year
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆37Updated 3 years ago
- Learning how to make RISC-V 32bit CPU with Chisel☆70Updated 3 years ago
- MIT6.175 & MIT6.375 Study Notes☆42Updated 2 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 9 months ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆71Updated 3 months ago
- Yet another toy CPU.☆92Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆63Updated 3 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Updated 2 years ago
- nscscc2018☆26Updated 6 years ago
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- 第六届龙芯杯混元形意太极门战队作品☆18Updated 3 years ago
- Open-source high-performance non-blocking cache☆87Updated 2 months ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated 2 years ago
- 我的一生一芯项目☆16Updated 3 years ago
- XiangShan Frontend Develop Environment☆64Updated this week
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- Modern co-simulation framework for RISC-V CPUs☆148Updated last week
- SystemVerilog implemention of the TAGE branch predictor☆12Updated 4 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆40Updated 7 years ago
- A Study of the SiFive Inclusive L2 Cache☆65Updated last year
- gem5 FS模式实验手册☆43Updated 2 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- ☆35Updated 5 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆15Updated 2 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- A Symmetric Multiprocessing OS Kernel over RISC-V☆32Updated 3 years ago