LvNA-system / PARD-gem5
Full-system simulator for PARD architecture based on gem5
☆53Updated 9 years ago
Alternatives and similar repositories for PARD-gem5:
Users that are interested in PARD-gem5 are comparing it to the libraries listed below
- SHMA: Software-managed Caching for Hybrid DRAM/NVM Memory Architectures, implemented with zsim and nvmain hybrid simulators☆60Updated 7 years ago
- HSCC is implemented with zsim-nvmain hybrid simulator, it has achieved the following functions: (1) Memory management simulations (such a…☆54Updated 3 years ago
- Memory System Microbenchmarks☆62Updated 2 years ago
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Updated 7 years ago
- ☆169Updated 3 years ago
- Multiple approaches to statistical simulation for computer architects☆15Updated 4 years ago
- ☆18Updated 5 years ago
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆75Updated 5 years ago
- Creating beautiful gem5 simulations☆47Updated 3 years ago
- Clio, ASPLOS'22.☆72Updated 3 years ago
- ☆29Updated 4 years ago
- DRAM Bank-Aware Kernel Memory Allocator☆42Updated last month
- Blaze runtime system that support efficient accelerator integration for big data.☆23Updated 7 years ago
- An FPGA-based full-stack in-storage computing system.☆37Updated 4 years ago
- A simulator of a memory controller designed for hybrid DRAM+NVM.☆18Updated 9 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated 11 months ago
- A hybrid cache sharing-partitioning tool for systems with Intel CAT support.☆30Updated 6 years ago
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆38Updated 2 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 3 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- doppioDB - A hardware accelerated database☆48Updated 7 years ago
- Adapting gem5 output to McPAT input☆9Updated 8 years ago
- Automatic virtualization of (general) accelerators.☆42Updated 2 years ago
- A Shared Memory Multithreaded Graph Benchmark Suite for Multicores☆34Updated 2 years ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Updated 6 years ago
- USIMM: the Utah SImulated Memory Module☆22Updated 10 years ago
- A tool for measuring the cache-coherence latencies of a processor (i.e., the latencies of loads, stores, CAS, FAI, TAS, and SWAP).☆76Updated 2 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 6 years ago
- A Comprehensive Benchmark Suite for Graph Computing☆67Updated 6 years ago