Alternatives and similar repositories for PARD-gem5:

Users that are interested in PARD-gem5 are comparing it to the libraries listed below

• ucb-bar / ccbench
  Memory System Microbenchmarks
  ☆62Updated last year
• CGCL-codes / HSCC
  HSCC is implemented with zsim-nvmain hybrid simulator, it has achieved the following functions: (1) Memory management simulations (such a…
  ☆54Updated 3 years ago
• LvNA-system / labeled-RISC-V
  ☆169Updated 3 years ago
• basicthinker / ThyNVM
  ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…
  ☆29Updated 7 years ago
• trigonak / ccbench
  A tool for measuring the cache-coherence latencies of a processor (i.e., the latencies of loads, stores, CAS, FAI, TAS, and SWAP).
  ☆75Updated 2 years ago
• efeslab / lapidary
  Creating beautiful gem5 simulations
  ☆47Updated 3 years ago
• aakahlow / gem5Valid_Haswell
  ☆18Updated 4 years ago
• CMU-SAFARI / MemBen
  Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …
  ☆19Updated 4 years ago
• basicthinker / Sexain-MemController
  A simulator of a memory controller designed for hybrid DRAM+NVM.
  ☆17Updated 9 years ago
• cyjseagull / gem5-nvmain-hybrid-simulator
  gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system
  ☆75Updated 5 years ago
• project-kona / asplos21-ae
  ☆29Updated 3 years ago
• pranith / usimm
  USIMM: the Utah SImulated Memory Module
  ☆22Updated 10 years ago
• heechul / palloc
  DRAM Bank-Aware Kernel Memory Allocator
  ☆42Updated 3 weeks ago
• microsoft / DUA
  DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…
  ☆38Updated 2 years ago
• cyjseagull / SHMA
  SHMA: Software-managed Caching for Hybrid DRAM/NVM Memory Architectures, implemented with zsim and nvmain hybrid simulators
  ☆60Updated 7 years ago
• fpgasystems / doppiodb
  doppioDB - A hardware accelerated database
  ☆48Updated 7 years ago
• UT-LCA / Scalability-Phase-Simpoint-of-SPEC-CPU2017
  ☆30Updated 4 years ago
• WukLab / FPGA-OS
  ☆33Updated 4 years ago
• zainryan / INSIDER-System
  An FPGA-based full-stack in-storage computing system.
  ☆36Updated 4 years ago
• pcie-bench / pcie-model
  ☆59Updated 6 months ago
• UCLA-VAST / blaze
  Blaze runtime system that support efficient accelerator integration for big data.
  ☆23Updated 7 years ago
• CMU-SAFARI / BDICompression
  Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…
  ☆25Updated 9 years ago
• xyzsam / mallacc
  Mallacc: Accelerating Memory Allocation
  ☆13Updated 7 years ago
• kozyraki / phoenix
  an API and runtime environment for data processing with MapReduce for shared-memory multi-core & multiprocessor systems.
  ☆96Updated 9 months ago
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆22Updated 4 months ago
• WukLab / Clio
  Clio, ASPLOS'22.
  ☆71Updated 2 years ago
• uclasystem / MemLiner
  MemLiner is a remote-memory-friendly runtime system.
  ☆30Updated 2 years ago
• Nosayba / kpart
  A hybrid cache sharing-partitioning tool for systems with Intel CAT support.
  ☆30Updated 6 years ago
• TheNetAdmin / LENS-VANS
  Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]
  ☆33Updated 3 years ago
• esl-epfl / gem5-X
  The gem5-X open source framework (based on the gem5 simulator)
  ☆38Updated last year