LvNA-system / PARD-gem5Links
Full-system simulator for PARD architecture based on gem5
☆53Updated 10 years ago
Alternatives and similar repositories for PARD-gem5
Users that are interested in PARD-gem5 are comparing it to the libraries listed below
Sorting:
- SHMA: Software-managed Caching for Hybrid DRAM/NVM Memory Architectures, implemented with zsim and nvmain hybrid simulators☆62Updated 7 years ago
- HSCC is implemented with zsim-nvmain hybrid simulator, it has achieved the following functions: (1) Memory management simulations (such a…☆55Updated 4 years ago
- ☆169Updated 4 years ago
- Memory System Microbenchmarks☆63Updated 2 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆77Updated 5 years ago
- An FPGA-based full-stack in-storage computing system.☆38Updated 4 years ago
- an API and runtime environment for data processing with MapReduce for shared-memory multi-core & multiprocessor systems.☆96Updated last year
- Clio, ASPLOS'22.☆77Updated 3 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend a…☆13Updated 9 years ago
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Updated 7 years ago
- ☆33Updated 4 years ago
- A simulator of a memory controller designed for hybrid DRAM+NVM.☆21Updated 9 years ago
- A Comprehensive Benchmark Suite for Graph Computing☆70Updated 6 years ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Updated 6 years ago
- Adapting gem5 output to McPAT input☆9Updated 8 years ago
- Blaze runtime system that support efficient accelerator integration for big data.☆24Updated 8 years ago
- USIMM: the Utah SImulated Memory Module☆23Updated 10 years ago
- DRAM Bank-Aware Kernel Memory Allocator☆42Updated 6 months ago
- An unofficial mirror of the core PARSEC 3.0 benchmark suite with patches to run on x86_64 Arch Linux and generalize builds.☆114Updated 3 years ago
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆82Updated 5 years ago
- ESESC: A Fast Multicore Simulator☆137Updated 3 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated last year
- ☆19Updated 4 years ago
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆38Updated 2 years ago
- ☆20Updated 8 years ago
- A hybrid cache sharing-partitioning tool for systems with Intel CAT support.☆30Updated 7 years ago
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆25Updated 10 years ago
- PARSEC Benchmark http://parsec.cs.princeton.edu 3.0-beta-20150206 ported to Ubuntu 22.04 and with proper version control and SPLASH2 port…☆96Updated 7 months ago