LvNA-system / PARD-gem5Links
Full-system simulator for PARD architecture based on gem5
☆53Updated 10 years ago
Alternatives and similar repositories for PARD-gem5
Users that are interested in PARD-gem5 are comparing it to the libraries listed below
Sorting:
- SHMA: Software-managed Caching for Hybrid DRAM/NVM Memory Architectures, implemented with zsim and nvmain hybrid simulators☆63Updated 8 years ago
- ☆169Updated 4 years ago
- HSCC is implemented with zsim-nvmain hybrid simulator, it has achieved the following functions: (1) Memory management simulations (such a…☆54Updated 4 years ago
- Memory System Microbenchmarks☆65Updated 2 years ago
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆79Updated 6 years ago
- A Comprehensive Benchmark Suite for Graph Computing☆70Updated 6 years ago
- Clio, ASPLOS'22.☆78Updated 3 years ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Updated 7 years ago
- A parallel, distributed simulator for multicores.☆185Updated 10 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- A simulator of a memory controller designed for hybrid DRAM+NVM.☆22Updated 10 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- An FPGA-based full-stack in-storage computing system.☆38Updated 5 years ago
- ESESC: A Fast Multicore Simulator☆140Updated 2 months ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated last year
- An unofficial mirror of the core PARSEC 3.0 benchmark suite with patches to run on x86_64 Arch Linux and generalize builds.☆130Updated 3 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆23Updated 5 years ago
- This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend a…☆12Updated 9 years ago
- an API and runtime environment for data processing with MapReduce for shared-memory multi-core & multiprocessor systems.☆97Updated last year
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆40Updated 3 years ago
- Blaze runtime system that support efficient accelerator integration for big data.☆24Updated 8 years ago
- ☆29Updated 8 years ago
- USIMM: the Utah SImulated Memory Module☆25Updated 11 years ago
- The classic STREAM benchmark, extended to measure NUMA effects.☆38Updated 6 years ago
- ☆31Updated 4 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆30Updated last year
- A Shared Memory Multithreaded Graph Benchmark Suite for Multicores☆36Updated 8 months ago
- Public Release of Stream-Dataflow☆14Updated 6 years ago
- Automatic virtualization of (general) accelerators.☆46Updated 3 years ago
- Source code of the simulator used in the Mosaic paper from MICRO 2017: "Mosaic: A GPU Memory Manager with Application-Transparent Support…☆50Updated 7 years ago