LvNA-system / PARD-gem5Links
Full-system simulator for PARD architecture based on gem5
☆53Updated 10 years ago
Alternatives and similar repositories for PARD-gem5
Users that are interested in PARD-gem5 are comparing it to the libraries listed below
Sorting:
- Memory System Microbenchmarks☆62Updated 2 years ago
- SHMA: Software-managed Caching for Hybrid DRAM/NVM Memory Architectures, implemented with zsim and nvmain hybrid simulators☆62Updated 7 years ago
- HSCC is implemented with zsim-nvmain hybrid simulator, it has achieved the following functions: (1) Memory management simulations (such a…☆55Updated 4 years ago
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Updated 7 years ago
- ☆169Updated 3 years ago
- DRAM Bank-Aware Kernel Memory Allocator☆42Updated 4 months ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- A hybrid cache sharing-partitioning tool for systems with Intel CAT support.☆30Updated 7 years ago
- an API and runtime environment for data processing with MapReduce for shared-memory multi-core & multiprocessor systems.☆97Updated last year
- Blaze runtime system that support efficient accelerator integration for big data.☆24Updated 8 years ago
- doppioDB - A hardware accelerated database☆49Updated 8 years ago
- A Shared Memory Multithreaded Graph Benchmark Suite for Multicores☆36Updated last week
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆77Updated 5 years ago
- ☆19Updated 5 years ago
- A tool for measuring the cache-coherence latencies of a processor (i.e., the latencies of loads, stores, CAS, FAI, TAS, and SWAP).☆78Updated 3 years ago
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆38Updated 2 years ago
- A Comprehensive Benchmark Suite for Graph Computing☆69Updated 6 years ago
- ☆19Updated 4 years ago
- An FPGA-based full-stack in-storage computing system.☆37Updated 4 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- µSuite: A Benchmark Suite for Microservices☆43Updated 4 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated last year
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Updated 6 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- Clio, ASPLOS'22.☆77Updated 3 years ago
- USIMM: the Utah SImulated Memory Module☆22Updated 10 years ago
- The classic STREAM benchmark, extended to measure NUMA effects.☆35Updated 5 years ago
- Mallacc: Accelerating Memory Allocation☆13Updated 7 years ago
- ☆31Updated 7 years ago
- ☆62Updated 3 months ago