XianBeiTuoBaFeng2015 / MySlides

Related projects ⓘ

Alternatives and complementary repositories for MySlides

• luojia65 / tiaoshi-dashi-sbi
  调试大师：你见过最强的内核调试器
  ☆35Updated 3 years ago
• chyyuu / zCore-Design
  ☆13Updated 3 years ago
• shzhxh / v9-doc
  CPU + xv6 + compiler
  ☆18Updated 6 years ago
• LearningOS / uCore-Tutorial-Guide-2022S
  ☆18Updated 2 years ago
• cnrv / OSEDA
  Open-Source EDA workshop for RISC-V community
  ☆12Updated 2 years ago
• rustsbi / sbi-rt
  Simple RISC-V SBI runtime library; designated for supervisor use
  ☆21Updated 10 months ago
• rcore-os / rcore-user
  User programs for rCore OS
  ☆18Updated 2 years ago
• hCODE-FPGA / hCODE
  ☆24Updated 5 years ago
• rustsbi / awesome-rustsbi
  A curated list of awesome things related to rustsbi
  ☆38Updated 2 years ago
• rustsbi / standalone
  Rapid prototyping and selection package for pure-Rust RISC-V firmware, with RustSBI + UEFI or RustSBI + LinuxBoot
  ☆25Updated 3 weeks ago
• rustsbi / slides
  All public report slides and articles related to RustSBI
  ☆27Updated 2 weeks ago
• cnrv / RISCV-East-Asia-Biweekly-Sync
  Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.
  ☆23Updated last week
• rustsbi / xuantie
  Low level access to T-Head Xuantie RISC-V processors
  ☆32Updated 2 years ago
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆63Updated last year
• oscomp / proj2-os-kernels-by-history
  OS教学实验：用Rust&C实现各种历史上的经典OS Kernels的实例
  ☆47Updated 2 years ago
• hellogcc / OSDT-Slides
  OSDT社区（HelloGCC、HelloLLVM）组织的活动中的报告
  ☆46Updated 3 years ago
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆30Updated 2 years ago
• YdrMaster / notebook
  笔记
  ☆16Updated 3 months ago
• luojia65 / DailySchedule
  ☆22Updated 2 years ago
• LvNA-system / labeled-RISC-V
  ☆164Updated 3 years ago
• xiyurain / UltraOS
  A Rust based Multicore OS developed by UltraTeam, HITsz. Currently updated on https://gitee.com/LoanCold/ultraos_backup
  ☆45Updated 5 months ago
• xen0n / larva
  PoC LoongArch - RISC-V emulator
  ☆30Updated 11 months ago
• rcore-os / riscv
  Low level access to RISCV processors
  ☆19Updated 2 years ago
• luojia65 / test-d1-flash-bare
  Test run any program on D1 Nezha board flash
  ☆26Updated 2 years ago
• rustsbi / rustsbi-hifive-unmatched
  RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
  ☆17Updated last year
• HUST-OS / luojia-os-labs-v2
  洛佳的异步内核实验室，第二版
  ☆13Updated 3 years ago
• cnrv / RVWC2021-slides
  第一届 RISC-V 中国峰会的幻灯片等资料存放
  ☆37Updated last year
• rcore-os / aCore
  Asynchronous OS kernel written in Rust.
  ☆33Updated 3 years ago
• riscv-rust / k210-hal
  Rust's hardware abstract layer (HAL) for K210 chip, a dual RV64GC SoC with hardware accelerated AI peripherals. Contributions welcomed!
  ☆67Updated 10 months ago