Alternatives and similar repositories for MySlides:

Users that are interested in MySlides are comparing it to the libraries listed below

• hCODE-FPGA / hCODE
  ☆24Updated 5 years ago
• LvNA-system / labeled-RISC-V
  ☆169Updated 3 years ago
• google / bottlerocket
  ☆109Updated 6 years ago
• chipsalliance / rocket-chip-blocks
  RTL blocks compatible with the Rocket Chip Generator
  ☆14Updated 6 months ago
• whutddk / Rift2Core
  Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.
  ☆34Updated 11 months ago
• riscv-software-src / riscv-config
  RISC-V Configuration Validator
  ☆76Updated 4 months ago
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆63Updated last year
• OpenXiangShan / HuanCun
  Open-source high-performance non-blocking cache
  ☆73Updated last week
• cnrv / RISCV-East-Asia-Biweekly-Sync
  Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.
  ☆23Updated last month
• lingscale / cc01
  ☆31Updated last year
• muzilinxi90 / OpenMIPS
  OpenMIPS——《自己动手写CPU》处理器部分
  ☆22Updated 7 years ago
• shzhxh / v9-doc
  CPU + xv6 + compiler
  ☆18Updated 6 years ago
• rcore-os / rcore-user
  User programs for rCore OS
  ☆18Updated 2 years ago
• uec-hanken / tee-hardware
  TEE hardware - based on the chipyard repository - hardware to accelerate TEE
  ☆20Updated 2 years ago
• XUANTIE-RV / xuantie-yocto
  Yocto project for Xuantie RISC-V CPU
  ☆38Updated 3 weeks ago
• XUANTIE-RV / thead-extension-spec
  XuanTie vendor extension Instruction Set spec
  ☆33Updated last month
• Harry-Chen / fpga-virtual-console
  VT220-compatible console on Cyclone IV EP4CE55F23I7
  ☆39Updated 6 years ago
• rvboards / d1_demo
  The demo projects for Allwinner D1 SBC
  ☆24Updated 3 years ago
• ucb-bar / testchipip
  ☆82Updated last week
• hellogcc / OSDT-Slides
  OSDT社区（HelloGCC、HelloLLVM）组织的活动中的报告
  ☆46Updated 3 years ago
• microdynamics-cpu / tree-core-cpu
  A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …
  ☆37Updated last year
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆36Updated last year
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆56Updated 2 years ago
• rustsbi / slides
  All public report slides, articles and meeting minutes related to RustSBI
  ☆27Updated 2 weeks ago
• jorislee / riscv_fpga_doc
  Open source riscv fpga documentation
  ☆8Updated 4 years ago
• jerry-jho / pyriscv
  A RISCV Emulator written in Python
  ☆44Updated 2 years ago
• datenlord / wavebpf
  High-performance eBPF implementation in hardware.
  ☆26Updated 2 years ago