fangyzh26 / uartLinks
☆9Updated 2 years ago
Alternatives and similar repositories for uart
Users that are interested in uart are comparing it to the libraries listed below
Sorting:
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆22Updated 2 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆27Updated last year
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆47Updated last year
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- ☆24Updated last year
- 帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目☆34Updated 3 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- ☆36Updated 9 years ago
- FPGA图像处理仿真平台☆26Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆55Updated 3 years ago
- An AXI DDR3 SDRAM controller for FPGA☆38Updated last year
- Generic AXI to AHB bridge☆17Updated 10 years ago
- FPGA implementation of pose detection with Kalman filter. (verilog)☆35Updated 3 years ago
- 基于FPGA的FFT☆18Updated 6 years ago
- SPI interface connect to APB BUS with Verilog HDL☆32Updated 4 years ago
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆25Updated 3 years ago
- practice configure AHB-Lite bus protocol☆13Updated 6 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆60Updated 6 years ago
- ☆20Updated 2 years ago
- AHB DMA 32 / 64 bits☆56Updated 10 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆32Updated 3 years ago
- Cortex M0 based SoC☆73Updated 3 years ago
- fpga跑sobel识别算法☆36Updated 4 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆21Updated 3 years ago