☆10Nov 4, 2022Updated 3 years ago
Alternatives and similar repositories for uart
Users that are interested in uart are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆11Nov 13, 2022Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Mar 17, 2022Updated 4 years ago
- asynchronous fifo based on verilog☆14Apr 14, 2022Updated 3 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- ☆12Jun 18, 2020Updated 5 years ago
- ☆13Aug 9, 2023Updated 2 years ago
- Implementation of PSO Algorithm to Optimize SVM☆11May 18, 2019Updated 6 years ago
- 包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）☆23Nov 7, 2022Updated 3 years ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆15Mar 13, 2022Updated 4 years ago
- Learning Machine Learning with TensorFlow☆11Feb 20, 2017Updated 9 years ago
- ☆14Aug 10, 2023Updated 2 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 5 years ago
- Basic Verilog modules☆13Jul 8, 2021Updated 4 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- General Purpose IO with APB4 interface☆15May 10, 2024Updated last year
- ☆21Sep 26, 2025Updated 5 months ago
- ☆13Jan 9, 2023Updated 3 years ago
- A convolutional autoencoder for feature extraction, with an SVM for image classification.☆10Jan 30, 2019Updated 7 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- PREEMPT_RT Linux for Real-time Edge Software☆13Dec 18, 2025Updated 3 months ago
- ☆24Mar 9, 2021Updated 5 years ago
- 卷积神经网络提取特征并用于SVM//www.cnblogs.com/chuxiuhong/p/6132814.html☆16May 10, 2018Updated 7 years ago
- ☆30Jul 9, 2025Updated 8 months ago
- Neural network from scratch in Python using Numpy☆12May 28, 2017Updated 8 years ago
- risc-v 单周期和流水线cpu设计， 基于miniRV-1指令集，语言verilog☆11Feb 23, 2023Updated 3 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- 使用LDA+SVM进行文本的分类☆22Jul 23, 2017Updated 8 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- ☆36Feb 26, 2026Updated 3 weeks ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- ☆11Mar 10, 2023Updated 3 years ago
- Design and simulate a simplified ARM single-cycle processor using SystemVerilog.☆10Sep 13, 2019Updated 6 years ago
- HDL components to build a customized Wishbone crossbar switch☆14May 30, 2019Updated 6 years ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆16May 28, 2021Updated 4 years ago
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago
- ☆15Dec 3, 2022Updated 3 years ago
- I2C models for cocotb☆41Updated this week
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆17Oct 6, 2024Updated last year
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆16Oct 21, 2020Updated 5 years ago