This repository contains a parameterized AXI Slave to AHB-Lite Master bridge and a UVM-based verification environment for functional, exception, stress, and reset validation.
☆21Mar 26, 2026Updated 3 months ago
Alternatives and similar repositories for AXI2AHB-Lite-Bridge-UVM-Verification
Users that are interested in AXI2AHB-Lite-Bridge-UVM-Verification are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Aug 30, 2024Updated last year
- ☆12Jun 11, 2018Updated 8 years ago
- An Ethernet MAC conforming to IEEE 802.3☆24May 13, 2017Updated 9 years ago
- 32位单精度浮点数加法器和除法器是用于执行符合IEEE 754标准的浮点数加法、除法运算的数字电路。这样的电路设计在现代计算机系统中扮演着重要角色，特别是在处 理需要高精度计算的任务时。这个小项目实现了一个符合IEEE 754 单精度浮点数标准（32 位）的浮点数加法器与除法…☆15Aug 14, 2025Updated 11 months ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆30Jul 17, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verification of an Asynchronous FIFO using UVM & SVA☆13Jun 26, 2025Updated last year
- A demo 1-to-1 implementation with high availability in Golang for Raft, based on 6.824's raft labs. (NJU dissys course's lab code)☆13Dec 30, 2021Updated 4 years ago
- ☆12May 31, 2016Updated 10 years ago
- Design and UVM-TB of RISC -V Microprocessor☆35Jun 27, 2024Updated 2 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Mar 17, 2022Updated 4 years ago
- 🤖 An automated NTU Thesis LaTeX continuous integration and continuous deploying service built up with GitHub Actions.☆10May 8, 2020Updated 6 years ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆13Aug 21, 2023Updated 2 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- A a deep model that can accurately produce dense depth maps given an RGB image with known depth at a very sparse set of pixels.☆24Sep 26, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- AXI Verification using UVM Testbench☆16Oct 20, 2024Updated last year
- Jet Aircraft Trajectory Prediction based upon BADA☆13Jun 14, 2015Updated 11 years ago
- 国科大编译作业三：Point to 分析☆18Dec 12, 2021Updated 4 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆16Mar 26, 2024Updated 2 years ago
- Synchronous FIFO Testbench☆12Apr 17, 2022Updated 4 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- Ethernet MAC 10/100 Mbps☆39Oct 31, 2021Updated 4 years ago
- Open-source RTL IP developement for IIR/FIR filters in SystemVerilog, along with the C model and verification IP in UVM☆15Jul 8, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Memory Compiler Tutorial☆14Aug 2, 2022Updated 3 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆19May 23, 2025Updated last year
- ☆15Nov 11, 2015Updated 10 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆26Mar 8, 2026Updated 4 months ago
- ☆20Oct 11, 2025Updated 9 months ago
- Convert TF2.2 saved pb model directly to TF1.13 and TF1.15 for inferencing☆25Jun 21, 2021Updated 5 years ago
- Code and dataset for the paper 'Optimized Prediction of Weapon Effectiveness in BVR Air Combat Scenarios Using Enhanced Regression Models…☆17Jun 29, 2025Updated last year
- Cocotb AHB Extension - AHB VIP☆25Dec 12, 2025Updated 7 months ago
- Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System…☆13Oct 8, 2017Updated 8 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Computer-aided VLSI System design, EEE 5022, National Taiwan University, 2018 Spring☆19Sep 19, 2018Updated 7 years ago
- ☆22Mar 17, 2024Updated 2 years ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆15Mar 13, 2022Updated 4 years ago
- Metoro MCP Server☆51Jun 2, 2026Updated last month
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆86Mar 21, 2024Updated 2 years ago
- ☆22Apr 2, 2023Updated 3 years ago
- Pytorch implementation of Single-Image Depth Perception in the Wild https://arxiv.org/pdf/1604.03901.pdf☆39Oct 4, 2023Updated 2 years ago