maltevesper/JetStream-hardware external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

maltevesper/JetStream-hardware

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/maltevesper/JetStream-hardware)

Close

maltevesper / JetStream-hardwareView on GitHubMore

• External links
• Readme badge

☆21Jul 28, 2016Updated 9 years ago

Alternatives and similar repositories for JetStream-hardware

Users that are interested in JetStream-hardware are comparing it to the libraries listed below

• maltevesper / JetStream-driver

  View on GitHub
  ☆14Jul 28, 2016Updated 9 years ago
• argonne-lcf / AIaccelerators-SC23-tutorial

  View on GitHub
  AI Accelerators-SC23-tutorial Repository
  ☆11Nov 12, 2023Updated 2 years ago
• tkat0 / pynqmmult

  View on GitHub
  "mmult" example using SDSoC for PYNQ board
  ☆11Feb 23, 2017Updated 9 years ago
• fpgasystems / erbium

  View on GitHub
  Business Rule Engine Hardware Accelerator
  ☆14Jun 18, 2020Updated 5 years ago
• UGent-HES / tlut_flow

  View on GitHub
  TLUT tool flow for parameterised configurations for FPGAs
  ☆16Aug 5, 2024Updated last year
• will-keen / constrainedrandom

  View on GitHub
  A Python package for creating and solving constrained randomization problems.
  ☆17Oct 14, 2024Updated last year
• MatanHamilis / one_stencil

  View on GitHub
  Multiple 1-stencil implementations using nvidia cuda.
  ☆13Dec 2, 2017Updated 8 years ago
• pulp-platform / hci

  View on GitHub
  Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores
  ☆14Updated this week
• ZipCPU / axidmacheck

  View on GitHub
  AXI DMA Check: A utility to measure DMA speeds in simulation
  ☆15Jan 22, 2025Updated last year
• maltanar / spmv-vector-cache

  View on GitHub
  A Vector Caching Scheme for Streaming FPGA SpMV Accelerators
  ☆10Sep 7, 2015Updated 10 years ago
• j-marjanovic / meta-zynqmp-pl-ps-interfaces

  View on GitHub
  ☆14Apr 17, 2022Updated 3 years ago
• KireinaHoro / rocket-zynqmp

  View on GitHub
  ☆13Jan 20, 2021Updated 5 years ago
• bolverk / huji-rich

  View on GitHub
  A hydrodynamic simulation on a moving mesh
  ☆16Sep 22, 2022Updated 3 years ago
• UCLA-VAST / heterohalide

  View on GitHub
  HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration
  ☆15Sep 14, 2020Updated 5 years ago
• axbryd / warp-artifacts

  View on GitHub
  Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"
  ☆17May 20, 2022Updated 3 years ago
• warclab / idea

  View on GitHub
  iDEA FPGA Soft Processor
  ☆16Jun 9, 2016Updated 9 years ago
• warclab / dyract

  View on GitHub
  DyRACT Open Source Repository
  ☆16May 4, 2016Updated 9 years ago
• pulp-platform / axi_node

  View on GitHub
  AXI X-Bar
  ☆19Apr 8, 2020Updated 5 years ago
• xlsynth / bedrock-rtl

  View on GitHub
  High quality and composable RTL libraries in SystemVerilog
  ☆31Updated this week
• d953i / Custom_Part_Data_Files

  View on GitHub
  Xilinx PCIe to MIG DDR4 example designs and custom part data files
  ☆40Feb 4, 2024Updated 2 years ago
• Xilinx / xacc

  View on GitHub
  Heterogeneous Accelerated Computed Cluster (HACC) Resources Page
  ☆22Oct 7, 2025Updated 4 months ago
• maltanar / axi-in-chisel

  View on GitHub
  Examples for creating AXI-interfaced peripherals in Chisel
  ☆75Nov 15, 2015Updated 10 years ago
• intel / fpga-partial-reconfig

  View on GitHub
  Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow
  ☆90Mar 3, 2025Updated 11 months ago
• pabennett / chiptools

  View on GitHub
  ChipTools is a utility to automate FPGA build and verification
  ☆25Oct 22, 2021Updated 4 years ago
• cambridgehackers / zynq-boot

  View on GitHub
  Scripts to create a boot.bin file for linux on Xilinx Zync
  ☆26Jun 3, 2016Updated 9 years ago
• awslabs / aws-fpga-app-notes

  View on GitHub
  Application notes for the F1 EC2 Instance
  ☆90Jan 14, 2026Updated last month
• RHSResearchLLC / XilinxAR65444

  View on GitHub
  Repository for Xilinx PCIe DMA drivers
  ☆47Jan 19, 2018Updated 8 years ago
• strezh / XPDMA

  View on GitHub
  PCIe DMA Subsystem based on Xilinx XAPP1171
  ☆48Jun 6, 2023Updated 2 years ago
• KastnerRG / riffa

  View on GitHub
  The RIFFA development repository
  ☆866Jun 11, 2024Updated last year
• dpretet / cdc

  View on GitHub
  Repository gathering basic modules for CDC purpose
  ☆58Dec 31, 2019Updated 6 years ago
• fpgasystems / fpga-network-stack

  View on GitHub
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆897Feb 8, 2026Updated 2 weeks ago
• NetSys / disaggregation

  View on GitHub
  ☆20Jul 7, 2017Updated 8 years ago
• alexforencich / verilog-dsp

  View on GitHub
  Verilog digital signal processing components
  ☆171Oct 30, 2022Updated 3 years ago
• open-power / capiflash

  View on GitHub
  Flash Acceleration with CAPI - The IBM Data Engine for NoSQL
  ☆22Jan 10, 2020Updated 6 years ago
• buttercutter / riffa2

  View on GitHub
  Full duplex version of https://github.com/KastnerRG/riffa/issues/30
  ☆26Oct 23, 2018Updated 7 years ago
• sfu-arch / muir

  View on GitHub
  ☆24Nov 10, 2020Updated 5 years ago
• rbkettlewell / trollstigen-fpga

  View on GitHub
  Open source fpga project leveraging vtr CAD flow.
  ☆26Mar 4, 2023Updated 2 years ago
• fpgasystems / davos

  View on GitHub
  Distributed Accelerator OS
  ☆64Apr 6, 2022Updated 3 years ago
• SanjayRai / PCIE_AXI_BRIDGE

  View on GitHub
  Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices
  ☆32Apr 25, 2016Updated 9 years ago