☆22Jul 28, 2016Updated 10 years ago
Alternatives and similar repositories for JetStream-hardware
Users that are interested in JetStream-hardware are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Jul 28, 2016Updated 10 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 6 years ago
- DyRACT Open Source Repository☆16May 4, 2016Updated 10 years ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 6 months ago
- RoCEv2 hardware implementation in Bluespec SystemVerilog☆37Feb 26, 2026Updated 8 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A Python package for creating and solving constrained randomization problems.☆20Oct 16, 2026Updated 2 weeks ago
- solar-powered WiFi webcam☆17Apr 6, 2022Updated 4 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆128Jul 7, 2016Updated 10 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆31Apr 25, 2016Updated 10 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆38Oct 26, 2021Updated 5 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- Business Rule Engine Hardware Accelerator☆15Jun 18, 2020Updated 6 years ago
- ChipTools is a utility to automate FPGA build and verification☆27Oct 22, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆13Jan 20, 2021Updated 5 years ago
- iDEA FPGA Soft Processor☆17Jun 9, 2016Updated 10 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆28May 2, 2017Updated 9 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆41Jun 10, 2026Updated 4 months ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- A hydrodynamic simulation on a moving mesh☆17Sep 22, 2022Updated 4 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Nov 15, 2015Updated 10 years ago
- Vim plugin to aid VHDL development (for LSP, see https://github.com/suoto/hdl_checker)☆61Jun 1, 2021Updated 5 years ago
- AI Accelerators-SC23-tutorial Repository☆12Nov 12, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆17Oct 14, 2026Updated 2 weeks ago
- Repository gathering basic modules for CDC purpose☆64Dec 31, 2019Updated 6 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆17Aug 5, 2024Updated 2 years ago
- Project X-Ray Database: XC7 Series☆80Dec 14, 2021Updated 4 years ago
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated 2 years ago
- Generic slave implementation of the 1-wire protocol in C☆13Mar 3, 2019Updated 7 years ago
- Reference implementation of Curve25519 and Curve448 as specified in RFC7748☆10Jun 22, 2019Updated 7 years ago
- Networking Template Library for Vivado HLS☆30Jul 12, 2020Updated 6 years ago
- ☆13Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- ☆12Sep 20, 2022Updated 4 years ago
- ☆10Mar 18, 2020Updated 6 years ago
- "mmult" example using SDSoC for PYNQ board☆12Feb 23, 2017Updated 9 years ago
- Scripts to create a boot.bin file for linux on Xilinx Zync☆26Jun 3, 2016Updated 10 years ago
- Application notes for the F1 EC2 Instance☆89Jan 14, 2026Updated 9 months ago
- LAPACK source of choice☆14Oct 6, 2025Updated last year