☆21Jul 28, 2016Updated 9 years ago
Alternatives and similar repositories for JetStream-hardware
Users that are interested in JetStream-hardware are comparing it to the libraries listed below
Sorting:
- ☆14Jul 28, 2016Updated 9 years ago
- AI Accelerators-SC23-tutorial Repository☆11Nov 12, 2023Updated 2 years ago
- "mmult" example using SDSoC for PYNQ board☆11Feb 23, 2017Updated 9 years ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- A Python package for creating and solving constrained randomization problems.☆17Oct 14, 2024Updated last year
- Multiple 1-stencil implementations using nvidia cuda.☆13Dec 2, 2017Updated 8 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated this week
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- ☆14Apr 17, 2022Updated 3 years ago
- ☆13Jan 20, 2021Updated 5 years ago
- A hydrodynamic simulation on a moving mesh☆16Sep 22, 2022Updated 3 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆17May 20, 2022Updated 3 years ago
- iDEA FPGA Soft Processor☆16Jun 9, 2016Updated 9 years ago
- DyRACT Open Source Repository☆16May 4, 2016Updated 9 years ago
- AXI X-Bar☆19Apr 8, 2020Updated 5 years ago
- High quality and composable RTL libraries in SystemVerilog☆31Updated this week
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆40Feb 4, 2024Updated 2 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Oct 7, 2025Updated 4 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Nov 15, 2015Updated 10 years ago
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆90Mar 3, 2025Updated 11 months ago
- ChipTools is a utility to automate FPGA build and verification☆25Oct 22, 2021Updated 4 years ago
- Scripts to create a boot.bin file for linux on Xilinx Zync☆26Jun 3, 2016Updated 9 years ago
- Application notes for the F1 EC2 Instance☆90Jan 14, 2026Updated last month
- Repository for Xilinx PCIe DMA drivers☆47Jan 19, 2018Updated 8 years ago
- PCIe DMA Subsystem based on Xilinx XAPP1171☆48Jun 6, 2023Updated 2 years ago
- The RIFFA development repository☆866Jun 11, 2024Updated last year
- Repository gathering basic modules for CDC purpose☆58Dec 31, 2019Updated 6 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆897Feb 8, 2026Updated 2 weeks ago
- ☆20Jul 7, 2017Updated 8 years ago
- Verilog digital signal processing components☆171Oct 30, 2022Updated 3 years ago
- Flash Acceleration with CAPI - The IBM Data Engine for NoSQL☆22Jan 10, 2020Updated 6 years ago
- Full duplex version of https://github.com/KastnerRG/riffa/issues/30☆26Oct 23, 2018Updated 7 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 2 years ago
- Distributed Accelerator OS☆64Apr 6, 2022Updated 3 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago