☆21Jul 28, 2016Updated 9 years ago
Alternatives and similar repositories for JetStream-hardware
Users that are interested in JetStream-hardware are comparing it to the libraries listed below
Sorting:
- ☆14Jul 28, 2016Updated 9 years ago
- Xilinx Bitstream Format Library. Easily read .bit files from C programs.☆14Nov 16, 2015Updated 10 years ago
- DyRACT Open Source Repository☆16May 4, 2016Updated 9 years ago
- AXI X-Bar☆19Apr 8, 2020Updated 5 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆92Mar 9, 2026Updated last week
- Verilog implementation of the 32-bit version of the Blake2 hash function☆21Dec 17, 2025Updated 3 months ago
- ChipTools is a utility to automate FPGA build and verification☆25Oct 22, 2021Updated 4 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆36Oct 26, 2021Updated 4 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated last week
- ☆13Jan 20, 2021Updated 5 years ago
- iDEA FPGA Soft Processor☆17Jun 9, 2016Updated 9 years ago
- High quality and composable RTL libraries in SystemVerilog☆32Mar 11, 2026Updated last week
- Simple, zero-copy DMA to/from userspace.☆80Jul 18, 2023Updated 2 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Mar 12, 2026Updated last week
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆904Mar 2, 2026Updated 2 weeks ago
- AI Accelerators-SC23-tutorial Repository☆11Nov 12, 2023Updated 2 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Nov 15, 2015Updated 10 years ago
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆17May 20, 2022Updated 3 years ago
- Golang package for PCI Express data transfers☆13Apr 24, 2018Updated 7 years ago
- Repository gathering basic modules for CDC purpose☆59Dec 31, 2019Updated 6 years ago
- ☆139Feb 16, 2026Updated last month
- Full duplex version of https://github.com/KastnerRG/riffa/issues/30☆26Oct 23, 2018Updated 7 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- Vim plugin to aid VHDL development (for LSP, see https://github.com/suoto/hdl_checker)☆61Jun 1, 2021Updated 4 years ago
- Project X-Ray Database: XC7 Series☆74Dec 14, 2021Updated 4 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- A hydrodynamic simulation on a moving mesh☆16Sep 22, 2022Updated 3 years ago
- LAPACK source of choice☆14Oct 6, 2025Updated 5 months ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆125Jul 7, 2016Updated 9 years ago
- Scripts to create a boot.bin file for linux on Xilinx Zync☆26Jun 3, 2016Updated 9 years ago
- PCIe DMA Subsystem based on Xilinx XAPP1171☆48Jun 6, 2023Updated 2 years ago
- Python interface to PCIE☆40Apr 30, 2018Updated 7 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- ☆12Sep 20, 2022Updated 3 years ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆601Jul 30, 2025Updated 7 months ago
- A wrapper around Minecraft Raspberry Pi to get it working on Novena☆10Sep 25, 2013Updated 12 years ago