Alternatives and similar repositories for vivado-library

Users that are interested in vivado-library are comparing it to the libraries listed below

• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆673Updated 10 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆859Updated 4 years ago
• Digilent / vivado-boards
  ☆481Updated 6 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆528Updated 10 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆854Updated 10 months ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆860Updated last year
• Digilent / digilent-xdc
  A collection of Master XDC files for Digilent FPGA and Zynq boards.
  ☆644Updated last year
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆568Updated 2 weeks ago
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,824Updated last week
• bperez77 / xilinx_axidma
  A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…
  ☆526Updated 3 years ago
• Xilinx / PYNQ_Workshop
  ☆462Updated last year
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆548Updated 4 years ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆609Updated 7 years ago
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆559Updated 2 years ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆623Updated 9 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,919Updated 10 months ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆369Updated last month
• suisuisi / FPGA_Library
  Vivado诸多IP，包括图像处理等
  ☆234Updated last year
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆410Updated 4 months ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆752Updated last month
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆320Updated 2 years ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆708Updated 2 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,458Updated last month
• Xilinx / XilinxBoardStore
  ☆311Updated last week
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,505Updated last year
• aquaxis / IPCORE
  ☆141Updated 10 years ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,385Updated last year
• Xilinx / Embedded-Design-Tutorials
  ☆155Updated last week
• Xilinx / Vivado-Design-Tutorials
  ☆245Updated last month
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆842Updated this week