Alternatives and similar repositories for vivado-library

Users that are interested in vivado-library are comparing it to the libraries listed below

• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆660Updated 9 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆847Updated 4 years ago
• Digilent / vivado-boards
  ☆474Updated 4 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆843Updated 9 months ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆853Updated last year
• alexforencich / verilog-uart
  Verilog UART
  ☆514Updated 9 months ago
• Digilent / digilent-xdc
  A collection of Master XDC files for Digilent FPGA and Zynq boards.
  ☆638Updated last year
• Xilinx / PYNQ_Workshop
  ☆454Updated last year
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,793Updated this week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆609Updated 7 months ago
• bperez77 / xilinx_axidma
  A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…
  ☆522Updated 2 years ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆489Updated 3 weeks ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆533Updated 4 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆397Updated 2 months ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆368Updated last week
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,868Updated 9 months ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆743Updated 2 weeks ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,462Updated last year
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆542Updated 2 years ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆599Updated 7 years ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆309Updated 2 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,414Updated last week
• Xilinx / XilinxBoardStore
  ☆306Updated 2 weeks ago
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆242Updated last year
• suisuisi / FPGA_Library
  Vivado诸多IP，包括图像处理等
  ☆232Updated last year
• aquaxis / IPCORE
  ☆141Updated 10 years ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆698Updated 2 years ago
• WangXuan95 / FPGA-USB-Device
  An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…
  ☆838Updated 11 months ago
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆277Updated 10 months ago
• Xilinx / Vivado-Design-Tutorials
  ☆237Updated 3 months ago