Alternatives and similar repositories for vivado-library

Users that are interested in vivado-library are comparing it to the libraries listed below

• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆665Updated 9 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆854Updated 4 years ago
• Digilent / vivado-boards
  ☆478Updated 5 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆517Updated 9 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆850Updated 9 months ago
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆553Updated 2 years ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆859Updated last year
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆536Updated last month
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆612Updated 8 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆542Updated 4 years ago
• Digilent / digilent-xdc
  A collection of Master XDC files for Digilent FPGA and Zynq boards.
  ☆639Updated last year
• Xilinx / PYNQ_Workshop
  ☆461Updated last year
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆402Updated 3 months ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆316Updated 2 years ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆369Updated 2 weeks ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,890Updated 9 months ago
• bperez77 / xilinx_axidma
  A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…
  ☆523Updated 2 years ago
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆245Updated last year
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆604Updated 7 years ago
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,806Updated last week
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆749Updated 2 weeks ago
• Xilinx / XilinxBoardStore
  ☆306Updated this week
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,448Updated 2 weeks ago
• suisuisi / FPGA_Library
  Vivado诸多IP，包括图像处理等
  ☆234Updated last year
• nandland / spi-slave
  SPI Slave for FPGA in Verilog and VHDL
  ☆218Updated last year
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆703Updated 2 years ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,489Updated last year
• aquaxis / IPCORE
  ☆141Updated 10 years ago
• Xilinx / Vivado-Design-Tutorials
  ☆242Updated 2 weeks ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆837Updated this week