Alternatives and similar repositories for vivado-library:

Users that are interested in vivado-library are comparing it to the libraries listed below

• Digilent / vivado-boards
  ☆432Updated 4 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆779Updated 3 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆604Updated 2 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆802Updated 2 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆480Updated 2 months ago
• Xilinx / XilinxBoardStore
  ☆286Updated last week
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆282Updated last year
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆676Updated 5 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,700Updated 2 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆552Updated 3 weeks ago
• Xilinx / PYNQ_Workshop
  ☆426Updated 7 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆445Updated 3 years ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,279Updated last year
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆330Updated last year
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆233Updated 11 months ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆355Updated this week
• KastnerRG / riffa
  The RIFFA development repository
  ☆826Updated 10 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,267Updated this week
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆573Updated 7 years ago
• nandland / spi-slave
  SPI Slave for FPGA in Verilog and VHDL
  ☆199Updated 11 months ago
• suisuisi / FPGA_Library
  Vivado诸多IP，包括图像处理等
  ☆206Updated 9 months ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆624Updated 2 years ago
• Xilinx / Vivado-Design-Tutorials
  ☆200Updated last week
• Digilent / digilent-xdc
  A collection of Master XDC files for Digilent FPGA and Zynq boards.
  ☆576Updated 5 months ago
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆329Updated 7 years ago
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆246Updated 4 months ago
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,630Updated last week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆903Updated this week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆608Updated 3 weeks ago
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆407Updated 6 years ago