Digilent / vivado-library

Related projects: ⓘ

• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆684Updated 3 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆515Updated 2 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆716Updated last month
• alexforencich / verilog-uart
  Verilog UART
  ☆403Updated last year
• Digilent / vivado-boards
  ☆381Updated last year
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,440Updated 9 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,048Updated last month
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆470Updated 8 months ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆762Updated 3 months ago
• Xilinx / PYNQ_Workshop
  ☆392Updated last week
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆578Updated 3 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,082Updated 4 months ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆344Updated last week
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆541Updated 6 years ago
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,485Updated this week
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆243Updated 4 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,155Updated 4 months ago
• Xilinx / XilinxBoardStore
  ☆248Updated last month
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆926Updated 2 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆344Updated 2 years ago
• bperez77 / xilinx_axidma
  A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…
  ☆461Updated last year
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆299Updated 7 years ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆247Updated last year
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆838Updated 4 months ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆515Updated last year
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆536Updated 2 weeks ago
• cocotb / cocotb
  cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
  ☆1,742Updated this week
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆211Updated 2 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆358Updated last month
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,164Updated this week