Intelligent-Microsystems-Lab / QuantizedLSTM
Models and training scripts for "LSTMs for Keyword Spotting with ReRAM-based Compute-In-Memory Architectures" (ISCAS 2021).
☆15Updated 3 years ago
Related projects: ⓘ
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆44Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆40Updated 4 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆10Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆28Updated 5 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆26Updated 4 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆30Updated 2 years ago
- ReRAM implementation on CNN☆17Updated 5 years ago
- ☆16Updated 3 years ago
- Architecture for RRAM multilevel programming☆16Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆50Updated 5 months ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆30Updated 4 years ago
- A simulator for RRAM-based neural processor engine.☆30Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆20Updated 3 years ago
- Framework for radix encoded SNN on FPGA☆11Updated 2 years ago
- Spiking Neural Network Accelerator☆12Updated 2 years ago
- Stochastic Computing for Deep Neural Networks☆28Updated 3 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆50Updated 3 years ago
- Compact LSTM inference kernel (CLINK) designed in C/HLS for FPGA implementation.☆17Updated 4 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆71Updated 2 years ago
- Open-source of MSD framework☆14Updated last year
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆54Updated last year
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆19Updated 4 years ago
- ☆23Updated 6 months ago
- Hardware accelerator for convolutional neural networks☆23Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆9Updated 2 months ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆33Updated 4 years ago
- tpu-systolic-array-weight-stationary☆17Updated 3 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆9Updated 3 years ago
- ☆12Updated 3 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆34Updated last year