Intelligent-Microsystems-Lab / QuantizedLSTM
Models and training scripts for "LSTMs for Keyword Spotting with ReRAM-based Compute-In-Memory Architectures" (ISCAS 2021).
☆15Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for QuantizedLSTM
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆46Updated 3 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆77Updated 2 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆30Updated 5 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆27Updated 4 years ago
- ☆17Updated 3 years ago
- Architecture for RRAM multilevel programming☆16Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆55Updated 7 months ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆52Updated 3 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆31Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆42Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆29Updated 5 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆34Updated 4 years ago
- Framework for radix encoded SNN on FPGA☆13Updated 2 years ago
- ReRAM implementation on CNN☆17Updated 5 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆20Updated 4 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Updated 5 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆10Updated 3 years ago
- Spiking Neural Network RTL Implementation☆45Updated 3 years ago
- I will share some useful or interesting papers about neuromorphic processor☆17Updated 3 months ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆41Updated last year
- A simulator for RRAM-based neural processor engine.☆30Updated 6 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆182Updated 3 years ago
- Open-source of MSD framework☆14Updated last year
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆22Updated 5 years ago
- Quantized training method for RRAM-based systems.☆12Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆121Updated 9 months ago
- A Spiking Neuron Network Project in Verilog Implementation☆18Updated 6 years ago
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆25Updated 2 months ago
- MNSIM_Python_v1.0. The former circuits-level version link: https://github.com/Zhu-Zhenhua/MNSIM_V1.1☆34Updated 10 months ago
- ☆13Updated 3 years ago