Intelligent-Microsystems-Lab / QuantizedLSTMLinks
Models and training scripts for "LSTMs for Keyword Spotting with ReRAM-based Compute-In-Memory Architectures" (ISCAS 2021).
☆16Updated 4 years ago
Alternatives and similar repositories for QuantizedLSTM
Users that are interested in QuantizedLSTM are comparing it to the libraries listed below
Sorting:
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆74Updated 9 months ago
- a Computing In Memory emULATOR framework☆14Updated last year
- ☆18Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆45Updated 5 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆36Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- Architecture for RRAM multilevel programming☆17Updated 7 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆28Updated 5 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆16Updated 4 years ago
- ☆46Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆74Updated last year
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆63Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆54Updated 2 years ago
- An FPGA Accelerator for Transformer Inference☆92Updated 3 years ago
- ☆35Updated 6 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- Stochastic Computing for Deep Neural Networks☆33Updated 5 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆91Updated 3 years ago
- ☆14Updated 3 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆20Updated 6 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆75Updated 3 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆29Updated 2 years ago
- Framework for radix encoded SNN on FPGA☆18Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆177Updated 6 years ago
- Collection of kernel accelerators optimised for LLM execution☆25Updated 3 weeks ago