Intelligent-Microsystems-Lab / QuantizedLSTMLinks
Models and training scripts for "LSTMs for Keyword Spotting with ReRAM-based Compute-In-Memory Architectures" (ISCAS 2021).
☆16Updated 4 years ago
Alternatives and similar repositories for QuantizedLSTM
Users that are interested in QuantizedLSTM are comparing it to the libraries listed below
Sorting:
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- a Computing In Memory emULATOR framework☆14Updated last year
- ☆18Updated last year
- Architecture for RRAM multilevel programming☆17Updated 7 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆75Updated 7 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆44Updated 5 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆28Updated 5 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆35Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- ☆35Updated 6 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆14Updated 4 years ago
- ☆17Updated 4 years ago
- Framework for radix encoded SNN on FPGA☆16Updated 3 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆27Updated 3 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆98Updated 9 months ago
- Stochastic Computing for Deep Neural Networks☆33Updated 4 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆62Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆52Updated last year
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- bitfusion verilog implementation☆12Updated 3 years ago
- ☆120Updated 5 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- ReRAM implementation on CNN☆18Updated 6 years ago