Intelligent-Microsystems-Lab / QuantizedLSTMLinks
Models and training scripts for "LSTMs for Keyword Spotting with ReRAM-based Compute-In-Memory Architectures" (ISCAS 2021).
☆16Updated 4 years ago
Alternatives and similar repositories for QuantizedLSTM
Users that are interested in QuantizedLSTM are comparing it to the libraries listed below
Sorting:
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆52Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆43Updated 5 years ago
- ☆18Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆73Updated 5 months ago
- a Computing In Memory emULATOR framework☆13Updated last year
- ☆17Updated 4 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆59Updated 4 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 3 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆28Updated 5 years ago
- Framework for radix encoded SNN on FPGA☆14Updated 3 years ago
- Architecture for RRAM multilevel programming☆17Updated 6 years ago
- ReRAM implementation on CNN☆18Updated 6 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆85Updated 3 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆210Updated 3 years ago
- Open-source of MSD framework☆16Updated last year
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆12Updated 4 years ago
- A simulator for RRAM-based neural processor engine.☆33Updated 7 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆69Updated 2 years ago
- ☆44Updated 2 years ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆170Updated 8 months ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated 2 years ago
- Stochastic Computing for Deep Neural Networks☆33Updated 4 years ago
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆52Updated 2 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆29Updated last year
- ☆19Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020☆11Updated 4 years ago