Intelligent-Microsystems-Lab / QuantizedLSTMLinks
Models and training scripts for "LSTMs for Keyword Spotting with ReRAM-based Compute-In-Memory Architectures" (ISCAS 2021).
☆16Updated 4 years ago
Alternatives and similar repositories for QuantizedLSTM
Users that are interested in QuantizedLSTM are comparing it to the libraries listed below
Sorting:
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
- a Computing In Memory emULATOR framework☆14Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆45Updated 5 years ago
- ☆18Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆76Updated 10 months ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Updated 6 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆28Updated 5 years ago
- bitfusion verilog implementation☆12Updated 3 years ago
- Framework for radix encoded SNN on FPGA☆18Updated 4 years ago
- Architecture for RRAM multilevel programming☆17Updated 7 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆30Updated 2 years ago
- ReRAM implementation on CNN☆18Updated 7 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆64Updated 4 years ago
- ☆20Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆75Updated 2 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆36Updated 3 years ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆189Updated last year
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆92Updated 3 years ago
- Stochastic Computing for Deep Neural Networks☆33Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆181Updated last year
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆16Updated 4 years ago
- SNN on FPGA☆11Updated 3 years ago
- ☆35Updated 6 years ago
- An FPGA Accelerator for Transformer Inference☆92Updated 3 years ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆113Updated 2 months ago
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆16Updated last year
- ☆17Updated 4 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆226Updated 4 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆55Updated 2 years ago