hpc-ulisboa / posit-neuralnetLinks
PositNN - Framework for training and inference with neural nets usings posits
☆17Updated 3 years ago
Alternatives and similar repositories for posit-neuralnet
Users that are interested in posit-neuralnet are comparing it to the libraries listed below
Sorting:
- A Deep Learning Framework for the Posit Number System☆28Updated 10 months ago
- PACoGen: Posit Arithmetic Core Generator☆72Updated 5 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- Low Precision Arithmetic Simulation in PyTorch - extension for posit and beyond☆14Updated 3 weeks ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 4 months ago
- ☆29Updated 6 years ago
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆37Updated 2 months ago
- ☆35Updated 3 months ago
- ☆47Updated 2 months ago
- ☆65Updated last week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Universal number Posit HDL Arithmetic Architecture generator☆60Updated 6 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆41Updated 2 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆88Updated 5 months ago
- ☆59Updated last week
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 2 weeks ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 11 months ago
- ☆94Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated this week
- ☆21Updated this week
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆67Updated 2 years ago
- PyTorch model to RTL flow for low latency inference☆127Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- Source Code for training and evaluating BranchNet models for branch prediction☆35Updated 4 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago