hpc-ulisboa / posit-neuralnet
PositNN - Framework for training and inference with neural nets usings posits
☆16Updated 3 years ago
Alternatives and similar repositories for posit-neuralnet:
Users that are interested in posit-neuralnet are comparing it to the libraries listed below
- A Deep Learning Framework for the Posit Number System☆27Updated 7 months ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- ☆33Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 7 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated last week
- PACoGen: Posit Arithmetic Core Generator☆68Updated 5 years ago
- Low Precision Arithmetic Simulation in PyTorch - extension for posit and beyond☆13Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆55Updated 3 weeks ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Posit Arithmetic Cores generated with FloPoCo☆24Updated 8 months ago
- ☆84Updated 8 months ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆37Updated 6 months ago
- Universal number Posit HDL Arithmetic Architecture generator☆56Updated 5 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆123Updated 2 years ago
- ☆34Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆56Updated 3 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆29Updated last year
- ☆27Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆86Updated 5 months ago
- ☆70Updated 4 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆120Updated 2 years ago
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- ☆71Updated 2 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆72Updated last month
- FRAME: Fast Roofline Analytical Modeling and Estimation☆34Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆55Updated 3 years ago