RTL for AXI over UCIe bridge.
☆26Aug 4, 2026Updated this week
Alternatives and similar repositories for aou-rtl
Users that are interested in aou-rtl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Complete UCIe v2.0 Controller RTL Implementation with Revolutionary 128 Gbps PAM4 Signaling - Architecture Design Complete, Ready for RTL…☆35Aug 30, 2025Updated 11 months ago
- KV260 integration lane for PCCX™ v002 LLM IP-core bring-up, validation, and board/runtime evidence.☆17Jun 3, 2026Updated 2 months ago
- XtraMAC code repo (Accepted by ISCA2026)☆22May 6, 2026Updated 2 months ago
- ☆32Jun 15, 2026Updated last month
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆27Jan 6, 2026Updated 7 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Matrix multiplication accelerator on ZYNQ SoC.☆13Apr 29, 2025Updated last year
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 2 years ago
- TCP/IP and UDP/IP protocol stack off-loading☆19Aug 9, 2020Updated 5 years ago
- RTL implementation of a ray-tracing GPU☆16Dec 18, 2012Updated 13 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- A VVC/H.266 screen content encoder in hardware and software.☆18Jul 9, 2026Updated 3 weeks ago
- A heterogeneous accelerator-centric compute cluster☆51Updated this week
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 3 years ago
- Formal Verification of RISC V IM Processor☆11Mar 27, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Jul 20, 2026Updated 2 weeks ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 7 years ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- ☆19Jan 13, 2026Updated 6 months ago
- This site is hopefully a springboard for others to learn about coding in System Verilog and experimenting with FPGAs.☆19Updated this week
- ☆19Dec 21, 2020Updated 5 years ago
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆13Aug 24, 2020Updated 5 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This is a brand new implement of GPGPU called Koala GPU which will be compatible with NV GPU micro architecture starting from fermi. It s…☆18May 31, 2026Updated 2 months ago
- Netrace: a network packet trace reader☆16Jun 16, 2014Updated 12 years ago
- ☆15Jul 28, 2022Updated 4 years ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆17Mar 14, 2024Updated 2 years ago
- ☆22Sep 26, 2025Updated 10 months ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆23Nov 9, 2025Updated 8 months ago
- R package for xtensor-r☆19Feb 12, 2026Updated 5 months ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆19Feb 27, 2025Updated last year
- RISC-V Directed Test Framework and Compliance Suite, RiESCUE☆69Jul 11, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆20Updated this week
- Introduction to FPGA emulation and digital design. This capstone project was part of the 2021 University of San Diego Shiley-Marcos Schoo…☆56Mar 22, 2022Updated 4 years ago
- A Cadence Allegro PCB schematics parser and verification tool. Together with IBERTpy can configure, run, and compile Vivado IBERT eye dia…☆13Apr 17, 2021Updated 5 years ago
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆20Jul 23, 2026Updated 2 weeks ago
- GEMM and GEMM-Ops accelerator for PULP systems☆112Updated this week
- This repository contains optimized training recipes for a variety of machine learning models on Tenstorrent hardware, powered by the TT-F…☆16Updated this week
- Reference designs and firmware for open-source RISC-V core implementation on MX10 and SpiderSoM☆17Nov 11, 2022Updated 3 years ago