TopK Algorithms Benchmark
☆10Jul 16, 2019Updated 6 years ago
Alternatives and similar repositories for TopK
Users that are interested in TopK are comparing it to the libraries listed below
Sorting:
- Collection of algorithms in C++ for main-memory skyline computation☆17Dec 3, 2019Updated 6 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- Winning submission for the Citadel 2021 Data Open. An Empirical Analysis of New Orleans's Rental Regulations on Airbnb Listings.☆13Oct 6, 2021Updated 4 years ago
- An app for visualize linear transformations in 3 dimensions.☆12Feb 8, 2021Updated 5 years ago
- Code for paper: Localized matrix factorization for recommendation based on matrix block diagonal forms☆10Jan 27, 2015Updated 11 years ago
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Dec 31, 2020Updated 5 years ago
- Sparse Matrix Factorization (SMF) is a key component in many machine learning problems and there exist a verity a applications in real-w…☆11Jan 25, 2016Updated 10 years ago
- 用于两两比较图像质量主观评价django-web项目☆10Sep 24, 2022Updated 3 years ago
- A very simple SDRAM controller for FPGA written in Verilog. It exposes a SRAM-like interface to the rest of the FPGA fabric☆14Dec 4, 2018Updated 7 years ago
- [2024 ECCV] Long-range Turbulence Mitigation: A Large-scale Dataset and A Coarse-to-fine Framework☆11Jun 13, 2025Updated 8 months ago
- Supporting material for Princeton ORF307☆12Jan 14, 2026Updated last month
- ☆19Feb 24, 2026Updated last week
- Finding Overlapping Communities in Social Networks☆10Feb 12, 2014Updated 12 years ago
- fast prime sieve and hash algorithm☆40Aug 31, 2025Updated 6 months ago
- Composable high-level instrumentation for C libraries' malloc and friends☆18Nov 15, 2025Updated 3 months ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- My thesis project☆10Jun 7, 2021Updated 4 years ago
- A simple template for theoretical computer science assignments☆11Sep 6, 2023Updated 2 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆11May 2, 2022Updated 3 years ago
- List of resources about modern dynamic polymorphism in C++.☆12Sep 29, 2018Updated 7 years ago
- ☆16Sep 14, 2021Updated 4 years ago
- Worldquant University's Capstone Project☆14Sep 5, 2023Updated 2 years ago
- Verilog-A implementation of MOSFET model BSIM4.8☆15Oct 4, 2019Updated 6 years ago
- Tutorials for the Machine Learning for Time Series class - Master MVA (2021/2022)☆10Mar 3, 2022Updated 4 years ago
- ☆12Sep 16, 2025Updated 5 months ago
- An experimental lexer and parser generator☆10Jul 31, 2018Updated 7 years ago
- C++ library for finding Strongly Connected Components in parallel, based on paper: https://dl.acm.org/citation.cfm?id=2851161☆12May 22, 2018Updated 7 years ago
- Header only c++ expression parsing library with AST building and GLSL shader generation☆20Jul 1, 2014Updated 11 years ago
- SystemC-WMS (Wave Mixed Signal Simulator) is a class library that extends the standard SystemC kernel to allow modeling and simulation of…☆11Jul 19, 2018Updated 7 years ago
- Exploratory Project on Multiple-Image Super-Resolution☆16Dec 26, 2020Updated 5 years ago
- Image processing based on Neural networks and the classic algorithm BM3D.☆10Jul 22, 2018Updated 7 years ago
- A low-overhead, task-based threading API using a thread-pool of C++11 threads☆11Oct 29, 2018Updated 7 years ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- Parallel high performance C++ containers (set and map)☆16Feb 25, 2024Updated 2 years ago
- SPar is an internal DSL for high-level stream parallelism☆10Aug 2, 2020Updated 5 years ago
- Examples from the Openlane repository, adapted as Fusesoc cores☆12May 18, 2021Updated 4 years ago
- ☆13Mar 27, 2019Updated 6 years ago
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago