Equivalence Verification Checking for Code Transformation via Equality Saturation
☆13Jun 1, 2026Updated 5 months ago
Alternatives and similar repositories for HEC
Users that are interested in HEC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Exact Symbolic Reasoning via Boolean Equality Saturation☆25Jan 7, 2026Updated 10 months ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆30Jan 7, 2026Updated 10 months ago
- EvolveGen: Algorithmic Level Hardware Model Checking Benchmark Generation through Reinforcement Learning (TACAS 2026)☆10Oct 9, 2025Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- FastPoly: An Efficient Polynomial Package for the Verification of Integer Arithmetic Circuits☆14Aug 5, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆10Sep 29, 2024Updated 2 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- TAIDL: Tensor Accelerator ISA Definition Language☆25Updated this week
- benchmarks for hls equivalence checking☆11Nov 22, 2022Updated 3 years ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆23Updated this week
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- Certify Model Checking Witnesses in AIGER☆14Updated this week
- ☆17Jul 6, 2026Updated 4 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Automatic generation of architecture-level models for hardware from its RTL design.☆17Apr 12, 2023Updated 3 years ago
- ☆20Oct 2, 2026Updated last month
- ☆20Feb 25, 2026Updated 8 months ago
- Using e-graphs for logic synthesis (ICCAD'25)☆38Aug 28, 2026Updated 2 months ago
- ☆50May 18, 2024Updated 2 years ago
- "Finding Reusable Instructions via E-Graph Anti-Unification", ASPLOS'26☆12Feb 25, 2026Updated 8 months ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 2 months ago
- Configurable low-precision floating-point and microscaling hardware in Chisel☆13Updated this week
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆46Jul 17, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆17Jul 12, 2024Updated 2 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated last year
- [ICCAD'26] Forbench: Symbolic Simulation Helps Make Your Testbench More Formal☆15Updated this week
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated last year
- ☆14Jan 3, 2018Updated 8 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆14Mar 27, 2025Updated last year
- ☆11Feb 14, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆21Nov 2, 2026Updated last week
- RTeAAL Sim: Using Tensor Algebra to Represent and Accelerate RTL Simulation -- ASPLOS'26☆18Mar 31, 2026Updated 7 months ago
- Yosys RTLIL dialect for MLIR☆25Jun 12, 2025Updated last year
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- Translate Chisel hardware design code to Scala simulation code.☆15May 15, 2025Updated last year
- A standalone structural (gate-level) verilog parser☆44Oct 12, 2026Updated 3 weeks ago
- Zhuofan Lin and Shiju Lin, "GPU-Accelerated Efficient Transduction for Logic Optimization", Design, Automation & Test in Europe Conferenc…☆14Sep 19, 2026Updated last month
Are these results useful?