☆10Jan 9, 2026Updated 9 months ago
Alternatives and similar repositories for DynamicRTL
Users that are interested in DynamicRTL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆27Dec 17, 2024Updated last year
- ☆10Sep 29, 2024Updated 2 years ago
- ☆44Dec 21, 2025Updated 10 months ago
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 3 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- [ICCAD'26] Forbench: Symbolic Simulation Helps Make Your Testbench More Formal☆15Sep 8, 2026Updated last month
- ☆50May 18, 2024Updated 2 years ago
- ☆15Oct 8, 2024Updated 2 years ago
- GPU kernel verification with Pulse☆25Updated this week
- ☆31Jan 30, 2025Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆83May 29, 2025Updated last year
- PRO-V: An Efficient Program Generation Multi-Agent System for Automatic RTL Verification☆36Dec 11, 2025Updated 10 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆62Dec 17, 2024Updated last year
- ☆22Oct 17, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- An agentic context evolution approach for RTL coding☆42Sep 20, 2026Updated last month
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆28Jul 12, 2023Updated 3 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆45Apr 3, 2025Updated last year
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025, ACM TODAES 2026)☆53Jul 22, 2026Updated 3 months ago
- Open-source, agent-agnostic RTL formal verification skill library for AI coding agents: JasperGold FPV, SVA, proof optimization, and TCL …☆35Sep 29, 2026Updated last month
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆25May 20, 2026Updated 5 months ago
- ICLR 2019 Paper, "Characterizing Audio Adversarial Examples using Temporal Dependency".☆11Apr 3, 2019Updated 7 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆54May 29, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆41Jun 17, 2025Updated last year
- The first large scale formally verified reasoning dataset for Verilog☆25May 16, 2025Updated last year
- Griffin-Lim Like Phase Recovery via Alternating Direction Method of Multipliers (Yoshiki Masuyama et al., 2018)☆13Dec 17, 2018Updated 7 years ago
- ISEDA'26 LEGO official Repo☆30Apr 8, 2026Updated 6 months ago
- benchmarks for hls equivalence checking☆11Nov 22, 2022Updated 3 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆34Jan 17, 2020Updated 6 years ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆32Jun 23, 2025Updated last year
- Deep learning based solution for lithography hotspot detection on ICCAD-12 benchmark datasets.☆11Sep 4, 2024Updated 2 years ago
- ☆33Jul 1, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- LLM4HWDesign Starting Toolkit☆20Oct 4, 2024Updated 2 years ago
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆31Jun 9, 2025Updated last year
- ☆64Jul 13, 2026Updated 3 months ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆18Nov 8, 2016Updated 9 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated 2 years ago
- 基于高驰数据 × 丹尼尔斯训练理论的 AI 跑步教练 | AI Running Coach powered by COROS + Daniels Running Formula☆26Jul 30, 2026Updated 3 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆72Oct 28, 2024Updated 2 years ago