A comprehensive benchmark for AI-aided chip design
☆44Aug 6, 2026Updated 2 months ago
Alternatives and similar repositories for ChipBench
Users that are interested in ChipBench are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Multi-agent inference framework for RTL generation. A Verilog agent and a Python reference-model agent independently propose implementati…☆35Jul 27, 2026Updated 3 months ago
- ☆64Jul 13, 2026Updated 3 months ago
- ☆241Jun 8, 2026Updated 4 months ago
- This repository contains a comprehensive collection of parameterized and configurable RTL modules written in Verilog, organized by catego…☆22Sep 23, 2025Updated last year
- Dr.RTL: Autonomous Agentic RTL optimization through Tool-Grounded Self-Improvement☆37Sep 4, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆59Jan 6, 2026Updated 9 months ago
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- HLS-Eval: A Benchmark and Framework for Evaluating LLMs on High-Levels Synthesis Design Tasks☆29Oct 19, 2026Updated last week
- PRO-V: An Efficient Program Generation Multi-Agent System for Automatic RTL Verification☆36Dec 11, 2025Updated 10 months ago
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025, ACM TODAES 2026)☆53Jul 22, 2026Updated 3 months ago
- ☆50May 18, 2024Updated 2 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆59Oct 21, 2026Updated last week
- Index web site for reproduced papers☆16Mar 31, 2021Updated 5 years ago
- An open-source benchmark for generating design RTL with natural language☆242Aug 15, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Jul 20, 2026Updated 3 months ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆42May 17, 2024Updated 2 years ago
- A curated, community-maintained list of ML/LLM research and tools for integrated-circuit design — across the full flow.☆27Aug 4, 2026Updated 2 months ago
- GSoC 2021, FOSSi Foundation☆14Jan 20, 2022Updated 4 years ago
- ☆191Mar 10, 2025Updated last year
- This repository contains 4000 vulnerable hardware designs. Currently this is in Jsonl format for directly using it for fine-tuning LLMs. …☆24Mar 25, 2025Updated last year
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆28May 23, 2024Updated 2 years ago
- Compile MLIR to PTX and execute it on NVIDIA GPUs☆11Apr 16, 2025Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆45Apr 3, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆17Feb 5, 2026Updated 8 months ago
- xverif is a local toolkit for chip-verification debug agents. It contains deterministic tools for design and waveform debug, coverage, bi…☆113Oct 21, 2026Updated last week
- ☆13Jan 7, 2025Updated last year
- A comprehensive multimodal circuit-focused benchmark for evaluating large language models (LLMs)☆14Oct 25, 2025Updated last year
- Verilog evaluation benchmark for large language model☆490Jul 14, 2025Updated last year
- The initial version of paper" OpenACM: An Open-Source SRAM-Based Approximate CiM Compiler"☆23Jul 29, 2026Updated 3 months ago
- ☆16May 24, 2025Updated last year
- Virtual Breadboard / PCB simulation for Prototyping and Educational Purposes☆16Jun 4, 2023Updated 3 years ago
- SCoRe: Training Language Models to Self-Correct via Reinforcement Learning☆17May 14, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 用AI帮忙制作鬼畜类视频☆30Nov 27, 2019Updated 6 years ago
- ☆12May 11, 2025Updated last year
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 9 years ago
- Cell layout generation (MH Multiheight) for DTCO/STCO exploration toolkit.☆16Oct 6, 2025Updated last year
- RTLScout is a agentic RTL optimization framework☆67Updated this week
- FPGA lab source archive · Verilog + Vivado · Arty S7-25 (Spartan-7)☆21Oct 16, 2026Updated last week
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆72Oct 28, 2024Updated 2 years ago