A comprehensive benchmark for AI-aided chip design
☆42Aug 6, 2026Updated 2 months ago
Alternatives and similar repositories for ChipBench
Users that are interested in ChipBench are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Multi-agent inference framework for RTL generation. A Verilog agent and a Python reference-model agent independently propose implementati…☆34Jul 27, 2026Updated 2 months ago
- ☆63Jul 13, 2026Updated 2 months ago
- This repository contains a comprehensive collection of parameterized and configurable RTL modules written in Verilog, organized by catego…☆20Sep 23, 2025Updated last year
- PRO-V: An Efficient Program Generation Multi-Agent System for Automatic RTL Verification☆36Dec 11, 2025Updated 9 months ago
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 9 years ago
- ☆234Jun 8, 2026Updated 4 months ago
- ☆50May 18, 2024Updated 2 years ago
- ☆47Updated this week
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆42May 17, 2024Updated 2 years ago
- ☆187Mar 10, 2025Updated last year
- ☆17Feb 5, 2026Updated 8 months ago
- HLS-Eval: A Benchmark and Framework for Evaluating LLMs on High-Levels Synthesis Design Tasks☆26Sep 24, 2026Updated 2 weeks ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆45Apr 3, 2025Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆16Feb 22, 2026Updated 7 months ago
- This repository contains 4000 vulnerable hardware designs. Currently this is in Jsonl format for directly using it for fine-tuning LLMs. …☆24Mar 25, 2025Updated last year
- Virtual Breadboard / PCB simulation for Prototyping and Educational Purposes☆16Jun 4, 2023Updated 3 years ago
- ☆13Jan 7, 2025Updated last year
- An open-source benchmark for generating design RTL with natural language☆236Aug 15, 2026Updated last month
- Cell layout generation (MH Multiheight) for DTCO/STCO exploration toolkit.☆16Oct 6, 2025Updated last year
- SCoRe: Training Language Models to Self-Correct via Reinforcement Learning☆16May 14, 2026Updated 4 months ago
- 用AI帮忙制作鬼畜类视频☆29Nov 27, 2019Updated 6 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 9 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- xverif is a local toolkit for chip-verification debug agents. It contains deterministic tools for design and waveform debug, coverage, bi…☆106Sep 25, 2026Updated 2 weeks ago
- CODO: An Automated Compiler for Comprehensive Dataflow Optimization☆41Jun 3, 2026Updated 4 months ago
- A recommendation model kernel optimizing system☆14Jun 5, 2025Updated last year
- ☆16May 23, 2024Updated 2 years ago
- Project Repo for the Simulator Independent Coverage Research☆21Feb 28, 2023Updated 3 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- ☆17Mar 26, 2025Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆48Apr 10, 2026Updated 5 months ago
- ☆17Jul 26, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Connecting bv_decide to SMTLIB.☆19Sep 27, 2026Updated last week
- A Formal Verification Framework for Chisel☆21Apr 9, 2024Updated 2 years ago
- Software Network Processing Unit☆18Updated this week
- High quality and composable RTL libraries in SystemVerilog☆56Updated this week
- Lab Cookbook☆44Aug 5, 2026Updated 2 months ago
- SAT solvers from Knuth's The Art of Computer Programming, Vol. 4B☆10Sep 25, 2026Updated 2 weeks ago
- Scalable Interface for RISC-V ISA Extensions☆26Aug 13, 2026Updated last month