A comprehensive benchmark for AI-aided chip design
☆41Aug 6, 2026Updated last month
Alternatives and similar repositories for ChipBench
Users that are interested in ChipBench are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Multi-agent inference framework for RTL generation. A Verilog agent and a Python reference-model agent independently propose implementati…☆28Jul 27, 2026Updated last month
- ☆62Jul 13, 2026Updated 2 months ago
- This repository contains a comprehensive collection of parameterized and configurable RTL modules written in Verilog, organized by catego…☆20Sep 23, 2025Updated 11 months ago
- PRO-V: An Efficient Program Generation Multi-Agent System for Automatic RTL Verification☆35Dec 11, 2025Updated 9 months ago
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 9 years ago
- ☆221Jun 8, 2026Updated 3 months ago
- ☆50May 18, 2024Updated 2 years ago
- ☆47Sep 8, 2026Updated last week
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆42May 17, 2024Updated 2 years ago
- ☆183Mar 10, 2025Updated last year
- ☆17Feb 5, 2026Updated 7 months ago
- HLS-Eval: A Benchmark and Framework for Evaluating LLMs on High-Levels Synthesis Design Tasks☆24Updated this week
- LLM Evaluation Benchmark on Hardware Formal Verification☆44Apr 3, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆16Feb 22, 2026Updated 6 months ago
- This repository contains 4000 vulnerable hardware designs. Currently this is in Jsonl format for directly using it for fine-tuning LLMs. …☆24Mar 25, 2025Updated last year
- Virtual Breadboard / PCB simulation for Prototyping and Educational Purposes☆15Jun 4, 2023Updated 3 years ago
- ☆13Jan 7, 2025Updated last year
- An open-source benchmark for generating design RTL with natural language☆228Aug 15, 2026Updated last month
- Cell layout generation (MH Multiheight) for DTCO/STCO exploration toolkit.☆16Oct 6, 2025Updated 11 months ago
- SCoRe: Training Language Models to Self-Correct via Reinforcement Learning☆16May 14, 2026Updated 4 months ago
- 用AI帮忙制作鬼畜类视频☆29Nov 27, 2019Updated 6 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 9 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- xverif is a local toolkit for chip-verification debug agents. It contains deterministic tools for design and waveform debug, coverage, bi…☆100Sep 7, 2026Updated last week
- CODO: An Automated Compiler for Comprehensive Dataflow Optimization☆37Jun 3, 2026Updated 3 months ago
- A recommendation model kernel optimizing system☆14Jun 5, 2025Updated last year
- Project Repo for the Simulator Independent Coverage Research☆21Feb 28, 2023Updated 3 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- ☆17Mar 26, 2025Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆48Apr 10, 2026Updated 5 months ago
- ☆17Jul 26, 2026Updated last month
- Connecting bv_decide to SMTLIB.☆19Aug 27, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Formal Verification Framework for Chisel☆21Apr 9, 2024Updated 2 years ago
- Software Network Processing Unit☆17Updated this week
- High quality and composable RTL libraries in SystemVerilog☆55Updated this week
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 4 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- SAT solvers from Knuth's The Art of Computer Programming, Vol. 4B☆10Jan 5, 2026Updated 8 months ago
- Unified RISC-V Access Platform (UAP) project repository☆28Updated this week