freecores / uart16550View external linksLinks
UART 16550 core
☆38Jul 17, 2014Updated 11 years ago
Alternatives and similar repositories for uart16550
Users that are interested in uart16550 are comparing it to the libraries listed below
Sorting:
- ☆13Jul 5, 2019Updated 6 years ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 11 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 13 years ago
- ☆19Updated this week
- ZPU - the worlds smallest 32 bit CPU with GCC toolchain☆16Jul 17, 2014Updated 11 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Quickly update a bitstream with new RAM contents☆16Jun 8, 2021Updated 4 years ago
- Reed Solomon Decoder (204,188)☆12Jul 17, 2014Updated 11 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- Running Linux on IOb-SoC-OpenCryptoHW☆15Aug 15, 2024Updated last year
- ZPU Evo(lution), an enhanced ZPU microprocessor design in VHDL to embed within an FPGA including SoC functionality. Project currently use…☆15Sep 4, 2022Updated 3 years ago
- SystemC to Verilog Synthesizable Subset Translator☆12May 12, 2023Updated 2 years ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 11 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Sep 2, 2023Updated 2 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆19Apr 27, 2024Updated last year
- AHB Bus lite v3.0☆17Aug 7, 2019Updated 6 years ago
- Cycle accurate MC6502 compatible processor in Verilog.☆17Oct 11, 2021Updated 4 years ago
- Y80e - Z80/Z180 compatible processor extended by eZ80 instructions☆21Jul 17, 2014Updated 11 years ago
- ☆40Jan 23, 2024Updated 2 years ago
- CAN Protocol Controller☆41Jul 17, 2014Updated 11 years ago
- Coarse Grained Reconfigurable Array☆20Dec 17, 2025Updated last month
- Amber ARM-compatible core☆16Jul 17, 2014Updated 11 years ago
- UART To SPI☆19Jul 17, 2014Updated 11 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆20Aug 5, 2023Updated 2 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆24Nov 7, 2018Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆83Oct 2, 2019Updated 6 years ago
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 5 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47May 10, 2024Updated last year
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 6 years ago
- MIPS R3000 processor verilog code to be synthesized on Spartan 3E FPGA board.☆25Oct 3, 2018Updated 7 years ago
- 6502 CPU in 4 small CPLDs☆25May 3, 2022Updated 3 years ago
- AHB3-Lite Interconnect☆109May 10, 2024Updated last year
- PID controller☆25Jul 17, 2014Updated 11 years ago
- Multi-Technology RAM with AHB3Lite interface☆25May 10, 2024Updated last year
- A simple DDR3 memory controller☆61Jan 9, 2023Updated 3 years ago
- PNG encoder, implemented in VHDL☆23Mar 30, 2024Updated last year
- ☆33Nov 24, 2025Updated 2 months ago