freecores / uart16550Links
UART 16550 core
☆37Updated 10 years ago
Alternatives and similar repositories for uart16550
Users that are interested in uart16550 are comparing it to the libraries listed below
Sorting:
- UART -> AXI Bridge☆61Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆78Updated last year
- TCP/IP controlled VPI JTAG Interface.☆65Updated 4 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- IEEE P1735 decryptor for VHDL☆32Updated 9 years ago
- UART models for cocotb☆29Updated 2 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- I2C controller core☆43Updated 2 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- USB 1.1 Host and Function IP core☆23Updated 10 years ago
- Verilog wishbone components☆115Updated last year
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 4 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- JTAG Test Access Port (TAP)☆33Updated 10 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- Mathematical Functions in Verilog☆92Updated 4 years ago
- Ethernet 10GE MAC☆45Updated 10 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago
- I2C models for cocotb☆35Updated 2 months ago