UART 16550 core
☆40Jul 17, 2014Updated 11 years ago
Alternatives and similar repositories for uart16550
Users that are interested in uart16550 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 11 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 13 years ago
- Running Linux on IOb-SoC-OpenCryptoHW☆15Aug 15, 2024Updated last year
- ☆14Jul 5, 2019Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Coarse Grained Reconfigurable Array☆20Apr 15, 2026Updated 3 weeks ago
- I2C controller core from Opencores.org☆27Oct 5, 2011Updated 14 years ago
- ZPU - the worlds smallest 32 bit CPU with GCC toolchain☆16Jul 17, 2014Updated 11 years ago
- Cycle accurate MC6502 compatible processor in Verilog.☆16Oct 11, 2021Updated 4 years ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆13Jul 11, 2018Updated 7 years ago
- Reed Solomon Decoder (204,188)☆13Jul 17, 2014Updated 11 years ago
- Ethernet MAC 10/100 Mbps☆86Oct 2, 2019Updated 6 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆20Aug 5, 2023Updated 2 years ago
- Test Realtime FIR/IIR Filter using FMAC (Filter Math ACCcelerator). The FMAC unit is built around a fixed point multiplier and accumulato…☆13Nov 10, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- ☆26May 17, 2017Updated 8 years ago
- AHB Bus lite v3.0☆17Aug 7, 2019Updated 6 years ago
- Multi-Technology RAM with AHB3Lite interface☆24May 10, 2024Updated last year
- UVM testbench for verifying the Pulpino SoC☆14Mar 23, 2020Updated 6 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆19Sep 2, 2023Updated 2 years ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 11 years ago
- Y80e - Z80/Z180 compatible processor extended by eZ80 instructions☆21Jul 17, 2014Updated 11 years ago
- Repository with material used in the Adaptive Signal Processing course (PPgEE-UFCG).☆16Apr 23, 2026Updated last week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- SPI core☆12Jul 17, 2014Updated 11 years ago
- AHB3-Lite Interconnect☆110May 10, 2024Updated last year
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- There are the documents, floating and fixed-point algorithms, and Verilog codes for the project.☆11Jun 27, 2016Updated 9 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆19Apr 27, 2024Updated 2 years ago
- a simple and beautiful theme for siyuan-note☆10Nov 7, 2022Updated 3 years ago
- SystemC to Verilog Synthesizable Subset Translator☆13May 12, 2023Updated 2 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 8 years ago
- ☆41Jan 23, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory…☆31Oct 18, 2018Updated 7 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- UVM examples and projects☆161Jun 28, 2025Updated 10 months ago
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆37Apr 15, 2026Updated 3 weeks ago
- 6502 CPU in 4 small CPLDs☆25May 3, 2022Updated 4 years ago
- Repository for keeping code from YouTube Tutorials☆11Sep 27, 2022Updated 3 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆24Nov 7, 2018Updated 7 years ago