freecores / uart16550Links
UART 16550 core
☆37Updated 10 years ago
Alternatives and similar repositories for uart16550
Users that are interested in uart16550 are comparing it to the libraries listed below
Sorting:
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆79Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 5 years ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- UART models for cocotb☆29Updated 2 years ago
- IEEE P1735 decryptor for VHDL☆32Updated 10 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- Wishbone interconnect utilities☆41Updated 4 months ago
- USB 1.1 Host and Function IP core☆23Updated 10 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆72Updated 2 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- TCP/IP controlled VPI JTAG Interface.☆65Updated 5 months ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- AHB-Lite Quad I/O SPI Flash memory controller with direct mapped cache and support for XiP☆12Updated last year
- An i2c master controller implemented in Verilog☆31Updated 7 years ago
- Generic FIFO implementation with optional FWFT☆58Updated 5 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆24Updated 2 years ago
- Generator for CRC HDL code (VHDL, Verilog, MyHDL)☆37Updated last year
- Verilog wishbone components☆115Updated last year
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago