PCI Express ® Base Specification Revision 3.0
☆13May 23, 2018Updated 7 years ago
Alternatives and similar repositories for PCIe-Controller
Users that are interested in PCIe-Controller are comparing it to the libraries listed below
Sorting:
- Implementation of the PCIe physical layer☆61Jul 11, 2025Updated 7 months ago
- an attempt to implement CRYSTALS-Kyber PQC to Verilog☆11Jan 9, 2025Updated last year
- my rc files☆12Mar 16, 2016Updated 9 years ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 3 years ago
- ☆20Nov 16, 2014Updated 11 years ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆11Jan 14, 2024Updated 2 years ago
- Simple Autopilt built using dronekit and MAVLink protocol☆10Nov 2, 2018Updated 7 years ago
- AI assisted Shell, aka "Ash". Wraps around your existing shell and brings AI-LLM to the CLI for analyzing EDA files.☆28Updated this week
- OpenTitan: Open source silicon root of trust☆10Feb 5, 2020Updated 6 years ago
- Netlist and Verilog Haskell Package☆19Nov 21, 2010Updated 15 years ago
- ☆12Feb 12, 2026Updated 2 weeks ago
- STM32F429 with OV7670 through DCMI on 800x600 LCD☆10Feb 15, 2017Updated 9 years ago
- 64 bit fasm tutorials.☆13Oct 13, 2015Updated 10 years ago
- opensource NPU for LLM inference (this run gpt2)☆53Feb 16, 2026Updated 2 weeks ago
- ☆21Updated this week
- ☆12Feb 20, 2026Updated last week
- whatever it means☆15Updated this week
- SystemVerilog implemention of the TAGE branch predictor☆13May 26, 2021Updated 4 years ago
- UVM Clock and Reset Agent☆14Jun 29, 2017Updated 8 years ago
- ☆13Apr 24, 2022Updated 3 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Aug 16, 2021Updated 4 years ago
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 8 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- Partial set of hardware designs for a Meta-developed brain computer interface (BCI) research prototype system (Spotlight).☆16Mar 23, 2023Updated 2 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- Simulator that maintains coherent caches for 4, 8 and 16 core CMP. Implementation of MSI, MESI, MOSI, MOESI and MOESIF protocols for a b…☆11Jan 6, 2015Updated 11 years ago
- Getting dense reconstruction based on kinfu_large_scale and orbslam2.☆14Jun 27, 2017Updated 8 years ago
- General Purpose I/O agent written in UVM☆18Jun 29, 2017Updated 8 years ago
- Curtis VCO schematics & PCB layout☆15May 28, 2022Updated 3 years ago
- RTL code of some arbitration algorithm☆15Aug 25, 2019Updated 6 years ago
- ☆17Apr 7, 2015Updated 10 years ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated 10 months ago
- An out-of-order processor that supports multiple instruction sets.☆21Aug 23, 2022Updated 3 years ago
- Design and implementation of a complete ARM based CPU.☆16Apr 19, 2018Updated 7 years ago
- A language server for TableGen and a VSCode extension☆22Updated this week
- Processor support packages☆19Feb 2, 2021Updated 5 years ago
- DCMI testing with STM32F429-DISCOVERY and OV9655 camera☆15Apr 15, 2016Updated 9 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 6 years ago
- Verification IP project for I3C protocol☆24Feb 13, 2026Updated 2 weeks ago