HDLRegression: Simple, efficient, Python3-based FPGA regression test runner. Streamline the verification workflow.
☆30Apr 16, 2026Updated last month
Alternatives and similar repositories for hdlregression
Users that are interested in hdlregression are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository is a subset of UVVM with Utility library and BFMs, and is intended as a UVVM starting platform for thos who only need the…☆23Nov 28, 2025Updated 5 months ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆429Apr 22, 2026Updated last month
- Playing around with Formal Verification of Verilog and VHDL☆65Feb 22, 2021Updated 5 years ago
- ☆14Jun 22, 2022Updated 3 years ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Feb 23, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- CMake based hardware build system☆40Updated this week
- 本科学习资料备份☆12Mar 23, 2020Updated 6 years ago
- Linrad - SDR receiver☆16Nov 22, 2025Updated 6 months ago
- Harsh Environment CubeSat Payload designed to evaluate three different manufacturing nodes SDR SDRAM technologies under space radiation c…☆15Sep 7, 2021Updated 4 years ago
- A Docker image for Mentor/Siemens Questa☆13Sep 26, 2023Updated 2 years ago
- Repository for holding all CCSDS MO Training documentation, examples, tutorials and issue lists☆14Jul 30, 2019Updated 6 years ago
- Bookmark for all your commands.☆16Oct 3, 2023Updated 2 years ago
- Creates a .SVG symbol from a VHDL entity. Colors and some other properties can be adjusted.☆12Jun 30, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Eclipse based IDE for RISC-V bare metal software development.☆20Nov 21, 2019Updated 6 years ago
- ☆11Jan 6, 2022Updated 4 years ago
- Add a facade for different gps services☆12Dec 7, 2022Updated 3 years ago
- A software development toolkit for signal processing which uses blocks☆15Feb 11, 2026Updated 3 months ago
- LiteX-based PCIe MITM, sniffing, fuzzing, device emulation☆20Feb 9, 2022Updated 4 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆20Sep 2, 2023Updated 2 years ago
- Unit testing for cocotb☆11Aug 6, 2023Updated 2 years ago
- ☆15Jul 5, 2019Updated 6 years ago
- Unofficial Git conversion (from Svn) of the TeraTerm 4.100☆10Sep 26, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- Source Code for 'Numerical C' by Philip Joyce☆20Jun 25, 2019Updated 6 years ago
- Debug waveforms with GDB☆33Nov 12, 2025Updated 6 months ago
- ☆15Nov 30, 2023Updated 2 years ago
- Open-source version of SpaceWire-to-GigabitEther using ZestET1☆27Feb 15, 2016Updated 10 years ago
- Tutorial for Vagrant boxes and related technologies such as virtualenv.☆12Sep 18, 2016Updated 9 years ago
- ☆16Jan 5, 2026Updated 4 months ago
- Network protocol libraries for VHDL test benches☆13Mar 9, 2026Updated 2 months ago
- Learn and build GPU RTL from scratch☆20Aug 1, 2025Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The E-UNet is a powerful architecture for real-time semantic segmentation, especially if one wants to run it in low-resource embedded sys…☆10Dec 31, 2020Updated 5 years ago
- ☆16Nov 20, 2023Updated 2 years ago
- RISC-V Processor Tracing tools and library☆16Mar 17, 2024Updated 2 years ago
- ☆16Jan 10, 2023Updated 3 years ago
- Value Change Dump (VCD) parser☆38Jan 9, 2026Updated 4 months ago
- App to display and plot serial data☆13Mar 1, 2025Updated last year
- A Sphinx domain providing VHDL language support.☆21Dec 18, 2023Updated 2 years ago