Jiajun-Ji / 2023-7th-China-College-IC-Competition-AWCloud-CupLinks
2023年全国大学生集成电路创新创业大赛-海运捷讯杯-全国二等奖作品 FPGA-Based SSD-MobileNet Acceleator; CNN Acceleator; China IC Competition
☆11Updated 9 months ago
Alternatives and similar repositories for 2023-7th-China-College-IC-Competition-AWCloud-Cup
Users that are interested in 2023-7th-China-College-IC-Competition-AWCloud-Cup are comparing it to the libraries listed below
Sorting:
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆195Updated 10 months ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆61Updated 6 months ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆160Updated 2 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆186Updated last year
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆109Updated last week
- ☆43Updated 4 years ago
- IC implementation of Systolic Array for TPU☆273Updated 10 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆100Updated last month
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆116Updated 2 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆42Updated 2 years ago
- some interesting demos for starters☆83Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆130Updated 3 months ago
- ☆246Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆222Updated 2 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆78Updated 3 years ago
- FPGA☆158Updated last year
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- ☆115Updated 5 years ago
- Convolutional Neural Network RTL-level Design☆68Updated 3 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆531Updated 4 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆20Updated last year
- CPU Design Based on RISCV ISA☆121Updated last year
- ☆10Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆82Updated 4 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆256Updated 7 years ago
- ☆278Updated last year
- 2023集创赛紫光同创杯一等奖项目☆123Updated last year
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated last year
- 一个开源的FPGA神经网络加速器。☆172Updated 2 years ago