neasotho / SystolicArray_FPGALinks
Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board
☆13Updated 5 years ago
Alternatives and similar repositories for SystolicArray_FPGA
Users that are interested in SystolicArray_FPGA are comparing it to the libraries listed below
Sorting:
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆173Updated 5 years ago
- ☆120Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- ☆70Updated 6 years ago
- ☆37Updated 6 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆135Updated 5 months ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆36Updated 3 years ago
- Verilog implementation of Softmax function☆73Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆114Updated 3 months ago
- ☆42Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆230Updated 2 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆31Updated 4 years ago
- 3×3脉动阵列乘法器☆46Updated 6 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- ☆78Updated 11 years ago
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated this week
- IC implementation of TPU☆135Updated 5 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆63Updated 4 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆13Updated last year
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Updated 5 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆43Updated 5 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year