Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board
☆15Jun 23, 2020Updated 5 years ago
Alternatives and similar repositories for SystolicArray_FPGA
Users that are interested in SystolicArray_FPGA are comparing it to the libraries listed below
Sorting:
- Processing in Memory Emulation☆24Feb 24, 2023Updated 3 years ago
- ☆25Apr 15, 2025Updated 11 months ago
- Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board☆20Apr 24, 2023Updated 2 years ago
- 稀疏矩阵-向量乘的并行优化算法（OpenMP，AVX）☆11Jul 7, 2021Updated 4 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆13May 9, 2022Updated 3 years ago
- A single instruction set processor architecture☆18Jul 31, 2017Updated 8 years ago
- FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)☆11Dec 12, 2023Updated 2 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆20Sep 3, 2019Updated 6 years ago
- Project in course “FPGA Design for Communication Systems”☆16Dec 30, 2023Updated 2 years ago
- This is a term project for ELE851 - Detection & Estimation Theory - Spring 2021☆12May 3, 2021Updated 4 years ago
- 全民瘋AI系列 [探索可解釋人工智慧]☆16Nov 23, 2025Updated 3 months ago
- Heterogeneous Earliest Finish Time (or HEFT) is a heuristic to schedule a set of dependent tasks onto a network of heterogeneous workers …☆12Feb 3, 2014Updated 12 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆27Mar 11, 2022Updated 4 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆26Sep 21, 2021Updated 4 years ago
- Disparity calculation using Loopy Belief Propagation.☆13Apr 23, 2019Updated 6 years ago
- TMMA: A Tiled Matrix Multiplication Accelerator for Self-Attention Projections in Transformer Models, optimized for edge deployment on Xi…☆27Mar 24, 2025Updated 11 months ago
- Matrix multiplication on multiple Nios II cores☆16Feb 12, 2020Updated 6 years ago
- agile hardware-software co-design☆52Dec 12, 2021Updated 4 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆17Feb 16, 2024Updated 2 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- ☆12Aug 1, 2020Updated 5 years ago
- 3D scanning with a projector and video cameras.☆17Jun 5, 2014Updated 11 years ago
- softfloat and softposit in Python☆15Aug 2, 2019Updated 6 years ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆27Dec 18, 2024Updated last year
- MESMERIC: A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies☆10Oct 1, 2020Updated 5 years ago
- PyTorch code for full quantization of DNN using BCGD☆14Jul 24, 2019Updated 6 years ago
- ☆11Dec 4, 2023Updated 2 years ago
- A digital Oscilloscope designed using Zedboard (Zynq7000Soc). The input signal is sample and processed using Zedboard and the sample dat…☆26Jul 30, 2020Updated 5 years ago
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- Design of 6T, 8T and 10T SRAM Cells with Static Noise Margin Analysis☆17Dec 9, 2022Updated 3 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆49Nov 12, 2024Updated last year
- ☆24Apr 20, 2024Updated last year
- Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators☆121Oct 26, 2022Updated 3 years ago
- Low Precision Arithmetic Simulation in PyTorch - extension for posit and beyond☆16Dec 9, 2025Updated 3 months ago
- ☆19Aug 10, 2020Updated 5 years ago
- 3D scanner based on structured light.☆17Jun 20, 2018Updated 7 years ago
- An implemenetation of Kolmogorov and Zabih’s Graph Cuts Stereo Matching Algorithm☆15Feb 27, 2019Updated 7 years ago
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 3 years ago
- [ASP-DAC 2025] "NeuronQuant: Accurate and Efficient Post-Training Quantization for Spiking Neural Networks" Official Implementation☆19Mar 6, 2025Updated last year