neasotho / SystolicArray_FPGALinks
Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board
☆14Updated 5 years ago
Alternatives and similar repositories for SystolicArray_FPGA
Users that are interested in SystolicArray_FPGA are comparing it to the libraries listed below
Sorting:
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆95Updated last month
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- ☆113Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 3 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- ☆34Updated 6 years ago
- A verilog implementation for Network-on-Chip☆76Updated 7 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆12Updated last year
- 3×3脉动阵列乘法器☆46Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆222Updated 2 years ago
- ☆43Updated 4 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- IC implementation of TPU☆128Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆39Updated last year
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 4 years ago
- ☆65Updated 6 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆31Updated 4 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆58Updated 4 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- Verilog implementation of Softmax function☆67Updated 3 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆40Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆50Updated 3 years ago
- ☆77Updated 10 years ago