neasotho / SystolicArray_FPGA
Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board
☆9Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for SystolicArray_FPGA
- A verilog implementation for Network-on-Chip☆66Updated 6 years ago
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- ☆26Updated 5 years ago
- eyeriss-chisel3☆38Updated 2 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆28Updated 2 months ago
- 3×3脉动阵列乘法器☆34Updated 5 years ago
- CNN accelerator using NoC architecture☆15Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- ☆60Updated 5 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆21Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆128Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆22Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆68Updated 2 years ago
- ☆93Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆81Updated 4 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆20Updated last year
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆24Updated 3 years ago
- ☆19Updated 10 months ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆29Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆162Updated last year
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆70Updated 5 years ago
- ☆66Updated 10 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆20Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- ☆38Updated last month
- A systolic array matrix multiplier☆23Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆21Updated 2 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆31Updated 2 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆19Updated 5 years ago