Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board
☆16Jun 23, 2020Updated 5 years ago
Alternatives and similar repositories for SystolicArray_FPGA
Users that are interested in SystolicArray_FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆26Apr 15, 2025Updated last year
- Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board☆21Apr 24, 2023Updated 3 years ago
- 稀疏矩阵-向量乘的并行优化算法（OpenMP，AVX）☆11Jul 7, 2021Updated 4 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆13May 9, 2022Updated 3 years ago
- FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)☆11Dec 12, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆21Sep 3, 2019Updated 6 years ago
- [DATE'2025, TCAD'2025] Terafly : A Multi-Node FPGA Based Accelerator Design for Efficient Cooperative Inference in LLMs☆35Nov 13, 2025Updated 5 months ago
- This is a term project for ELE851 - Detection & Estimation Theory - Spring 2021☆12May 3, 2021Updated 4 years ago
- 全民瘋AI系列 [探索可解釋人工智慧]☆16Nov 23, 2025Updated 5 months ago
- Heterogeneous Earliest Finish Time (or HEFT) is a heuristic to schedule a set of dependent tasks onto a network of heterogeneous workers …☆12Feb 3, 2014Updated 12 years ago
- Present Crypto Engine in Verilog☆12Feb 27, 2016Updated 10 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆27Sep 21, 2021Updated 4 years ago
- Disparity calculation using Loopy Belief Propagation.☆13Apr 23, 2019Updated 7 years ago
- TMMA: A Tiled Matrix Multiplication Accelerator for Self-Attention Projections in Transformer Models, optimized for edge deployment on Xi…☆31Apr 7, 2026Updated 3 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Matrix multiplication on multiple Nios II cores☆16Feb 12, 2020Updated 6 years ago
- HW accelerator mapping optimization framework for in-memory computing☆29Jun 3, 2025Updated 10 months ago
- agile hardware-software co-design☆53Dec 12, 2021Updated 4 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆18Feb 16, 2024Updated 2 years ago
- ☆12Aug 1, 2020Updated 5 years ago
- 3D scanning with a projector and video cameras.☆17Jun 5, 2014Updated 11 years ago
- Just finished my 100 days challenge on machine learning and feel like I need to review and actually get hands on cleaning data. This chal…☆12Sep 27, 2019Updated 6 years ago
- softfloat and softposit in Python☆15Aug 2, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆28Dec 18, 2024Updated last year
- PyTorch code for full quantization of DNN using BCGD☆14Jul 24, 2019Updated 6 years ago
- A digital Oscilloscope designed using Zedboard (Zynq7000Soc). The input signal is sample and processed using Zedboard and the sample dat…☆27Jul 30, 2020Updated 5 years ago
- Design of 6T, 8T and 10T SRAM Cells with Static Noise Margin Analysis☆17Dec 9, 2022Updated 3 years ago
- ☆11Dec 4, 2023Updated 2 years ago
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- ☆24Apr 20, 2024Updated 2 years ago
- Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators☆124Oct 26, 2022Updated 3 years ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆11Dec 26, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A list of VHDL codes implementing cryptographic algorithms☆27Nov 29, 2021Updated 4 years ago
- Low Precision Arithmetic Simulation in PyTorch - extension for posit and beyond☆16Dec 9, 2025Updated 4 months ago
- practice configure AHB-Lite bus protocol☆19Mar 11, 2019Updated 7 years ago
- ☆19Aug 10, 2020Updated 5 years ago
- An implemenetation of Kolmogorov and Zabih’s Graph Cuts Stereo Matching Algorithm☆15Feb 27, 2019Updated 7 years ago
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 3 years ago
- [ASP-DAC 2025] "NeuronQuant: Accurate and Efficient Post-Training Quantization for Spiking Neural Networks" Official Implementation☆19Mar 6, 2025Updated last year