Alternatives and similar repositories for digital_IC_experiment:

Users that are interested in digital_IC_experiment are comparing it to the libraries listed below

• Futuresxy / General-CNN-Accelerator
  General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。
  ☆32Updated 3 weeks ago
• wataru030-XIAOHEI / My-RISCV64-CORE-writing
  一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .
  ☆25Updated 2 years ago
• ysyx-ta / ysyx-summer-readings
  ☆61Updated 6 months ago
• Giftwen / CourseDigitalIC
  国科大高等数字集成电路分析与设计课程2022fall
  ☆25Updated 2 years ago
• Yawei-Ding / ysyx_riscv64_cpu
  ☆59Updated last year
• BIGWJZ / VLSI-DSP-Review
  ☆65Updated 4 years ago
• OSCPU / ysyxSoC
  ☆79Updated 2 weeks ago
• peilin-chen / Zhulong-RISCV-CPU
  CPU Design Based on RISCV ISA
  ☆90Updated 8 months ago
• lauchinyuan / Booth4_wallace_MULT16_16
  A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction
  ☆37Updated 6 months ago
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated 9 months ago
• Azalea8 / riscv_cpu
  riscv指令集，单周期以及五级流水线CPU
  ☆39Updated last month
• Dazhuzhu-github / systolic-array
  verilog实现TPU中的脉动阵列计算卷积的module
  ☆81Updated 3 years ago
• zhangxuezhi1234561 / R4-MDC-FFT
  基于FPGA的FFT算法并行优化
  ☆12Updated 11 months ago
• OSCPU / yosys-sta
  ☆54Updated 2 months ago
• gl9544 / vit_transformer_fpga
  ☆14Updated last year
• ChunxuGuo / SummerSchool2022
  ☆60Updated 2 years ago
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆49Updated 2 years ago
• huangxc6 / E203_CNN_Genesys2
  Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.
  ☆12Updated 9 months ago
• cebarobot / UCAS-Computer-Architecture-Lab
  计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集
  ☆17Updated 3 years ago
• vickyiii / Quick-Start-Guide-for-HLS
  This is a series of quick start guide of Vitis HLS tool in Chinese. It explains the basic concepts and the most important optimize techni…
  ☆19Updated 2 years ago
• AEEE-SummerSchool / FPGA_Camp24
  ☆38Updated 7 months ago
• devindang / openip-hdl
  Open IP in Hardware Description Language.
  ☆18Updated last year
• ytliu74 / RISCV_Verilog
  RISC-V SOC (both single and pipeline) implemented in Verilog. Passed all test codes provided by TA.
  ☆16Updated last year
• github-3rr0r / RV32ISC
  A RISC-V RV32I ISA Single Cycle CPU
  ☆22Updated last year
• OSCPU / ysyx-workbench
  ☆136Updated 6 months ago
• THU-DSP-LAB / ventus-gpgpu-verilog
  GPGPU supporting RISCV-V, developed with verilog HDL
  ☆85Updated last week
• fluctlight001 / nscscc2022_single_tools
  龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）
  ☆48Updated 11 months ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆142Updated 4 months ago
• out-of-order55 / booth-multiplier
  基4booth乘法器设计与验证
  ☆9Updated 10 months ago