CedarEDA / CedarSim.jl

Related projects: ⓘ

• CedarEDA / CedarEDA.jl
  Top level CedarEDA integration package
  ☆19Updated last month
• siliconcompiler / lambdapdk
  Library of open source Process Design Kits (PDKs)
  ☆21Updated this week
• FOSSEE / nghdl
  This repository contain source code for ngspice and ghdl integration
  ☆27Updated last year
• phanrahan / mantle
  mantle library
  ☆42Updated last year
• leonardt / hwtypes
  Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics
  ☆18Updated last year
• StanfordAHA / lassen
  The PE for the second generation CGRA (garnet).
  ☆16Updated 2 weeks ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆27Updated last month
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆48Updated 2 weeks ago
• space-tudelft / cacd
  Space CACD
  ☆12Updated 4 years ago
• StanfordVLSI / DaVE
  tools regarding on analog modeling, validation, and generation
  ☆18Updated last year
• artecs-group / PERCIVAL
  Open-Source Posit RISC-V Core with Quire Capability
  ☆41Updated last year
• Xyce / Xyce_Regression
  The test suite for the Xyce Parallel Electronic Simulator
  ☆20Updated 4 months ago
• libresilicon / coriolis
  autorouter forked from https://www-soc.lip6.fr/git/coriolis.git
  ☆14Updated 6 years ago
• tdene / synth_opt_adders
  Prefix tree adder space exploration library
  ☆53Updated last year
• siliconcompiler / lambdalib
  Hardware abstraction library
  ☆23Updated last week
• scale-lab / PVTsensors
  Designs for Process-Voltage-Temperature (PVT) Sensors with MCU
  ☆20Updated 4 years ago
• erickerrigan / protoip
  IP prototyping in FPGA hardware
  ☆18Updated 6 years ago
• ZipCPU / qoiimg
  Quite OK image compression Verilog implementation
  ☆14Updated 3 months ago
• olofk / subservient
  Small SERV-based SoC primarily for OpenMPW tapeout
  ☆34Updated last year
• antmicro / verilator-dynamic-scheduler-examples
  ☆22Updated 11 months ago
• facebookresearch / veripy
  VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…
  ☆20Updated 6 months ago
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆64Updated 2 weeks ago
• laurentc2 / ASAP7_for_KLayout
  KLayout technology files for ASAP7 FinFET educational process
  ☆18Updated last year
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆30Updated 4 months ago
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆38Updated last year
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆29Updated 3 years ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆26Updated last week
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆36Updated 5 months ago
• devsim / symdiff
  Symbolic differentation of algebraic expressions with Python and Tcl interfaces.
  ☆13Updated last week