CMU-SAFARI / SoftMCLinks
SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. The design, the interface, and its capabilities and limitations are discussed in our HPCA 2017 paper: "SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies" <https:/…
☆133Updated last year
Alternatives and similar repositories for SoftMC
Users that are interested in SoftMC are comparing it to the libraries listed below
Sorting:
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- Fast and accurate DRAM power and energy estimation tool☆166Updated last week
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆188Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆62Updated 2 years ago
- ☆81Updated last year
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆239Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 3 years ago
- ☆86Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆133Updated 2 weeks ago
- CVA6 SDK containing RISC-V tools and Buildroot☆66Updated last week
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆115Updated 2 weeks ago
- Comment on the rocket-chip source code☆179Updated 6 years ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆88Updated 4 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆153Updated 2 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆110Updated 2 weeks ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated last year
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆78Updated last year
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆71Updated 9 months ago
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆86Updated 10 months ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- CGRA Compilation Framework☆84Updated last year
- The official repository for the gem5 resources sources.☆72Updated last month
- DRAMSim2: A cycle accurate DRAM simulator☆274Updated 4 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆282Updated last month
- ☆92Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆175Updated last month
- RiscyOO: RISC-V Out-of-Order Processor☆158Updated 5 years ago