CMU-SAFARI / SoftMC
SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. The design, the interface, and its capabilities and limitations are discussed in our HPCA 2017 paper: "SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies" <https:/…
☆120Updated last year
Related projects: ⓘ
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆160Updated 4 years ago
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆52Updated 2 weeks ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- Fast and accurate DRAM power and energy estimation tool☆118Updated 2 weeks ago
- CVA6 SDK containing RISC-V tools and Buildroot☆59Updated 2 months ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆52Updated last year
- Tests for example Rocket Custom Coprocessors☆68Updated 4 years ago
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆111Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆93Updated last year
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆65Updated last week
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆43Updated 2 months ago
- DRAMSim2: A cycle accurate DRAM simulator☆252Updated 3 years ago
- ☆83Updated 7 months ago
- A Style Guide for the Chisel Hardware Construction Language☆106Updated 3 years ago
- gem5 Tips & Tricks☆62Updated 4 years ago
- ☆76Updated 6 months ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆85Updated 3 years ago
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆65Updated 4 months ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆59Updated 4 years ago
- Wrapper for Rocket-Chip on FPGAs☆120Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆148Updated 4 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆146Updated 7 months ago
- Comment on the rocket-chip source code☆167Updated 5 years ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆130Updated last month
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆35Updated 5 years ago
- Learning gem5 is a work-in-progress book to help gem5 users get started using gem5.☆174Updated last year
- RISC-V Torture Test☆163Updated 2 months ago
- The official repository for the gem5 resources sources.☆54Updated this week
- Modeling Architectural Platform☆156Updated this week
- A Chisel RTL generator for network-on-chip interconnects☆162Updated 3 weeks ago