CMU-SAFARI / SoftMCLinks
SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. The design, the interface, and its capabilities and limitations are discussed in our HPCA 2017 paper: "SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies" <https:/…
☆143Updated 2 years ago
Alternatives and similar repositories for SoftMC
Users that are interested in SoftMC are comparing it to the libraries listed below
Sorting:
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆118Updated 8 months ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆64Updated 2 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- DRAMSim2: A cycle accurate DRAM simulator☆294Updated 5 years ago
- ☆82Updated last year
- A wrapper for the SPEC CPU2006 benchmark suite.☆91Updated 4 years ago
- gem5 Tips & Tricks☆71Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- Fast and accurate DRAM power and energy estimation tool☆190Updated this week
- gem5 repository to study chiplet-based systems☆86Updated 6 years ago
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆109Updated 6 months ago
- The official repository for the gem5 resources sources.☆80Updated 3 weeks ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Wrapper for Rocket-Chip on FPGAs☆137Updated 3 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- Comment on the rocket-chip source code☆179Updated 7 years ago
- The OpenPiton Platform☆28Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆136Updated 5 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Learning gem5 is a work-in-progress book to help gem5 users get started using gem5.☆196Updated 3 years ago
- ☆33Updated 5 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆75Updated last year
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆210Updated 5 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆78Updated 2 weeks ago
- HLS-based Graph Processing Framework on FPGAs☆149Updated 3 years ago
- ☆109Updated 2 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆117Updated 7 months ago