CMU-SAFARI / SoftMCLinks
SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. The design, the interface, and its capabilities and limitations are discussed in our HPCA 2017 paper: "SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies" <https:/…
☆141Updated 2 years ago
Alternatives and similar repositories for SoftMC
Users that are interested in SoftMC are comparing it to the libraries listed below
Sorting:
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆117Updated 7 months ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆64Updated 2 years ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆91Updated 4 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆209Updated 5 years ago
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆107Updated 5 months ago
- Fast and accurate DRAM power and energy estimation tool☆188Updated this week
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆76Updated 4 months ago
- DRAMSim2: A cycle accurate DRAM simulator☆294Updated 5 years ago
- Learning gem5 is a work-in-progress book to help gem5 users get started using gem5.☆193Updated 3 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Wrapper for Rocket-Chip on FPGAs☆138Updated 3 years ago
- ☆108Updated last year
- ☆82Updated last year
- The official repository for the gem5 resources sources.☆79Updated this week
- Comment on the rocket-chip source code☆179Updated 7 years ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Updated 4 years ago
- gem5 repository to study chiplet-based systems☆85Updated 6 years ago
- ☆34Updated 5 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- The OpenPiton Platform☆28Updated 2 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆255Updated 3 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆82Updated 4 months ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Updated 3 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆169Updated 5 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆13Updated 5 years ago