CMU-SAFARI / SoftMCLinks
SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. The design, the interface, and its capabilities and limitations are discussed in our HPCA 2017 paper: "SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies" <https:/…
☆140Updated 2 years ago
Alternatives and similar repositories for SoftMC
Users that are interested in SoftMC are comparing it to the libraries listed below
Sorting:
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆103Updated 4 months ago
- Fast and accurate DRAM power and energy estimation tool☆187Updated 2 months ago
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆117Updated 5 months ago
- ☆81Updated last year
- DRAMSim2: A cycle accurate DRAM simulator☆294Updated 5 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆64Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆71Updated 2 years ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆91Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- Wrapper for Rocket-Chip on FPGAs☆138Updated 3 years ago
- The OpenPiton Platform☆28Updated 2 years ago
- Comment on the rocket-chip source code☆179Updated 7 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆168Updated 2 years ago
- Learning gem5 is a work-in-progress book to help gem5 users get started using gem5.☆192Updated 3 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆165Updated 5 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆206Updated 5 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago
- The official repository for the gem5 resources sources.☆74Updated last week
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆76Updated 3 months ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆117Updated 5 months ago
- ☆88Updated 2 years ago
- gem5 repository to study chiplet-based systems☆84Updated 6 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- HLS-based Graph Processing Framework on FPGAs☆150Updated 3 years ago
- ☆34Updated 5 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆180Updated 7 months ago