CMU-SAFARI / SoftMC
SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. The design, the interface, and its capabilities and limitations are discussed in our HPCA 2017 paper: "SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies" <https:/…
☆130Updated last year
Alternatives and similar repositories for SoftMC:
Users that are interested in SoftMC are comparing it to the libraries listed below
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated last year
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆65Updated 6 months ago
- Tests for example Rocket Custom Coprocessors☆72Updated 5 years ago
- Wrapper for Rocket-Chip on FPGAs☆129Updated 2 years ago
- gem5 Tips & Tricks☆67Updated 5 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆121Updated this week
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆62Updated 8 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆61Updated 8 months ago
- Fast and accurate DRAM power and energy estimation tool☆150Updated this week
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆75Updated 10 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- ☆78Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- ☆87Updated last year
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆154Updated 2 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆72Updated 6 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆154Updated 4 years ago
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆114Updated last year
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆143Updated 2 years ago
- upstream: https://github.com/RALC88/gem5☆31Updated last year
- ☆91Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆170Updated 7 months ago
- The official repository for the gem5 resources sources.☆64Updated last month
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆62Updated last year
- A wrapper for the SPEC CPU2006 benchmark suite.☆88Updated 3 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆230Updated 2 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆179Updated 4 years ago