CMU-SAFARI / SoftMCLinks
SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. The design, the interface, and its capabilities and limitations are discussed in our HPCA 2017 paper: "SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies" <https:/…
☆134Updated last year
Alternatives and similar repositories for SoftMC
Users that are interested in SoftMC are comparing it to the libraries listed below
Sorting:
- Fast and accurate DRAM power and energy estimation tool☆163Updated last week
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- Learning gem5 is a work-in-progress book to help gem5 users get started using gem5.☆181Updated 2 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆186Updated 4 years ago
- Wrapper for Rocket-Chip on FPGAs☆134Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆83Updated 9 months ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆156Updated 4 years ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- DRAMSim2: A cycle accurate DRAM simulator☆271Updated 4 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆237Updated 2 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆71Updated 8 months ago
- Comment on the rocket-chip source code☆179Updated 6 years ago
- ☆81Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆129Updated last week
- CVA6 SDK containing RISC-V tools and Buildroot☆66Updated 11 months ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆110Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated 3 weeks ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆64Updated 5 years ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆88Updated 4 years ago
- The official repository for the gem5 resources sources.☆71Updated 2 weeks ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated 11 months ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆273Updated 3 weeks ago
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆114Updated last year
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆376Updated 10 months ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Updated 3 years ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆167Updated 2 years ago