CMU-SAFARI / SoftMC
SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. The design, the interface, and its capabilities and limitations are discussed in our HPCA 2017 paper: "SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies" <https:/…
☆130Updated last year
Alternatives and similar repositories for SoftMC:
Users that are interested in SoftMC are comparing it to the libraries listed below
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆65Updated 6 months ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- Fast and accurate DRAM power and energy estimation tool☆150Updated this week
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆230Updated 2 years ago
- Wrapper for Rocket-Chip on FPGAs☆129Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- Tests for example Rocket Custom Coprocessors☆70Updated 5 years ago
- Comment on the rocket-chip source code☆174Updated 6 years ago
- ☆78Updated last year
- DRAMSim2: A cycle accurate DRAM simulator☆264Updated 4 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆142Updated 2 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆179Updated 4 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆154Updated 4 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆244Updated 4 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆61Updated 8 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- RISC-V Torture Test☆183Updated 8 months ago
- ☆85Updated 2 years ago
- A Chisel RTL generator for network-on-chip interconnects☆184Updated this week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆169Updated 7 months ago
- ☆91Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆68Updated 5 years ago
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆114Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆121Updated this week
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆106Updated last year
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆41Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆62Updated 8 months ago