Alogic is a Medium Level Synthesis language for digital logic that compiles swiftly into standard Verilog-2005 for implementation in ASIC or FPGA.
☆19May 19, 2021Updated 5 years ago
Alternatives and similar repositories for alogic
Users that are interested in alogic are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- Parser for ELF object format.☆12Dec 24, 2021Updated 4 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆28Nov 3, 2020Updated 5 years ago
- RTLMeter benchmark suite☆31Jul 10, 2026Updated last week
- OpenPiton Design Benchmark☆28Mar 6, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆27Sep 25, 2013Updated 12 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Jul 10, 2026Updated last week
- RISC-V BSV Specification☆24Apr 28, 2026Updated 2 months ago
- Synthesisable SIMT-style RISC-V GPGPU☆56Mar 30, 2026Updated 3 months ago
- ☆33Jan 7, 2025Updated last year
- The OpenPiton Platform☆31May 22, 2023Updated 3 years ago
- ☆99May 20, 2026Updated 2 months ago
- An implementation of GTK3 composite templates for PyGI☆18Apr 25, 2017Updated 9 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A Hardware Pipeline Description Language☆59Jul 12, 2025Updated last year
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Draw lightsabers using Racket's pict library☆11Jul 31, 2019Updated 6 years ago
- A command-line tool for displaying vcd waveforms.☆70Feb 19, 2024Updated 2 years ago
- ☆12Mar 22, 2022Updated 4 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 5 years ago
- Command-line utility to return Zotero record field values given a Zotero select link, an item key, or even just a file attachment☆10Dec 23, 2023Updated 2 years ago
- Exploring gate level simulation☆58Mar 27, 2026Updated 3 months ago
- Rehearsal: A Configuration Verification Tool for Puppet☆11Dec 19, 2019Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Faceted execution in Racket☆11Sep 11, 2018Updated 7 years ago
- emulator for ARM☆11Jun 14, 2019Updated 7 years ago
- Multiple approaches to statistical simulation for computer architects☆14Jun 1, 2020Updated 6 years ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated 8 months ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- MIDAS Public Release☆11Nov 27, 2018Updated 7 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated last year
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 5 years ago
- ePIC (Embedded PIC) example: kernel and relocatable loadable app☆14Oct 27, 2023Updated 2 years ago
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆25Jul 31, 2020Updated 5 years ago
- ☆15Nov 26, 2024Updated last year
- ☆12May 20, 2021Updated 5 years ago
- SystemC-WMS (Wave Mixed Signal Simulator) is a class library that extends the standard SystemC kernel to allow modeling and simulation of…☆11Jul 19, 2018Updated 8 years ago