Alogic is a Medium Level Synthesis language for digital logic that compiles swiftly into standard Verilog-2005 for implementation in ASIC or FPGA.
☆19May 19, 2021Updated 5 years ago
Alternatives and similar repositories for alogic
Users that are interested in alogic are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 586 compatible soft core for FPGA in verilog with AXI4 interface☆16Oct 15, 2016Updated 9 years ago
- Parser for ELF object format.☆12Dec 24, 2021Updated 4 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆28Nov 3, 2020Updated 5 years ago
- OpenPiton Design Benchmark☆28Mar 6, 2023Updated 3 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆27Sep 25, 2013Updated 12 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆18May 19, 2026Updated last month
- RISC-V BSV Specification☆24Apr 28, 2026Updated 2 months ago
- Synthesisable SIMT-style RISC-V GPGPU☆54Mar 30, 2026Updated 3 months ago
- ☆98May 20, 2026Updated last month
- The OpenPiton Platform☆31May 22, 2023Updated 3 years ago
- An implementation of GTK3 composite templates for PyGI☆18Apr 25, 2017Updated 9 years ago
- okl4 git for porting to realview_eb RTSM platform☆15Oct 17, 2012Updated 13 years ago
- A command-line tool for displaying vcd waveforms.☆70Feb 19, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated 11 months ago
- Command-line utility to return Zotero record field values given a Zotero select link, an item key, or even just a file attachment☆10Dec 23, 2023Updated 2 years ago
- Webpage for https://github.com/floooh/v6502r☆11Jun 10, 2026Updated 3 weeks ago
- Booting multi-processors on x86 bare-metal.☆12Feb 25, 2022Updated 4 years ago
- Exploring gate level simulation☆58Mar 27, 2026Updated 3 months ago
- ☆12Apr 5, 2016Updated 10 years ago
- Rehearsal: A Configuration Verification Tool for Puppet☆11Dec 19, 2019Updated 6 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- Git mirror of tis100.vim☆15Jun 30, 2015Updated 11 years ago
- Program to read/write from/to any location in physical memory (cloned from devmem or devmem2). See wiki.☆20Aug 16, 2019Updated 6 years ago
- Multiple approaches to statistical simulation for computer architects☆14Jun 1, 2020Updated 6 years ago
- emulator for ARM☆11Jun 14, 2019Updated 7 years ago
- Faceted execution in Racket☆11Sep 11, 2018Updated 7 years ago
- Raspberry Pi 3B (32 Bit) Bare Metal Wifi Driver☆10Apr 8, 2023Updated 3 years ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- TAP-Y/J Test Harness☆53Dec 16, 2014Updated 11 years ago
- A SystemVerilog source file pickler.☆61Oct 20, 2024Updated last year
- MIDAS Public Release☆11Nov 27, 2018Updated 7 years ago
- A Python package for creating and solving constrained randomization problems.☆19Jun 22, 2026Updated last week
- ☆31Nov 10, 2025Updated 7 months ago
- ePIC (Embedded PIC) example: kernel and relocatable loadable app☆14Oct 27, 2023Updated 2 years ago