Alogic is a Medium Level Synthesis language for digital logic that compiles swiftly into standard Verilog-2005 for implementation in ASIC or FPGA.
☆19May 19, 2021Updated 5 years ago
Alternatives and similar repositories for alogic
Users that are interested in alogic are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 586 compatible soft core for FPGA in verilog with AXI4 interface☆16Oct 15, 2016Updated 9 years ago
- Parser for ELF object format.☆12Dec 24, 2021Updated 4 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆28Nov 3, 2020Updated 5 years ago
- RTLMeter benchmark suite☆33Updated this week
- OpenPiton Design Benchmark☆30Mar 6, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 6 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Jul 10, 2026Updated 3 months ago
- RISC-V BSV Specification☆24Apr 28, 2026Updated 5 months ago
- Synthesisable SIMT-style RISC-V GPGPU☆58Mar 30, 2026Updated 6 months ago
- ☆33Jan 7, 2025Updated last year
- The OpenPiton Platform☆32May 22, 2023Updated 3 years ago
- ☆102Jul 22, 2026Updated 2 months ago
- An implementation of GTK3 composite templates for PyGI☆18Apr 25, 2017Updated 9 years ago
- L3 based MIPS specification and emulator☆15Jul 29, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated last year
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Draw lightsabers using Racket's pict library☆11Jul 31, 2019Updated 7 years ago
- ☆12Mar 22, 2022Updated 4 years ago
- A command-line tool for displaying vcd waveforms.☆72Feb 19, 2024Updated 2 years ago
- Webpage for https://github.com/floooh/v6502r☆11Sep 12, 2026Updated 3 weeks ago
- Booting multi-processors on x86 bare-metal.☆12Feb 25, 2022Updated 4 years ago
- Exploring gate level simulation☆60Mar 27, 2026Updated 6 months ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Faceted execution in Racket☆12Sep 11, 2018Updated 8 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- emulator for ARM☆11Jun 14, 2019Updated 7 years ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated 2 years ago
- Program to read/write from/to any location in physical memory (cloned from devmem or devmem2). See wiki.☆20Aug 16, 2019Updated 7 years ago
- okl4 git for porting to realview_eb RTSM platform☆15Oct 17, 2012Updated 13 years ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated 11 months ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆11Dec 29, 2021Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- MIDAS Public Release☆11Nov 27, 2018Updated 7 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 9 years ago
- ePIC (Embedded PIC) example: kernel and relocatable loadable app☆14Oct 27, 2023Updated 2 years ago
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated last year
- ☆13Updated this week
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆26Jul 31, 2020Updated 6 years ago
- ☆15Nov 26, 2024Updated last year