ArgonDesign / alogic
Alogic is a Medium Level Synthesis language for digital logic that compiles swiftly into standard Verilog-2005 for implementation in ASIC or FPGA.
☆15Updated 3 years ago
Alternatives and similar repositories for alogic
Users that are interested in alogic are comparing it to the libraries listed below
Sorting:
- ☆12Updated 3 years ago
- SCARV: a side-channel hardened RISC-V platform☆26Updated 2 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 10 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆29Updated 10 months ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- Fluid Pipelines☆11Updated 7 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last week
- Advanced Debug Interface☆15Updated 3 months ago
- Open source RTL simulation acceleration on commodity hardware☆25Updated 2 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- ☆36Updated 2 years ago
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- ☆23Updated 4 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- ☆26Updated 4 years ago
- An automatic clock gating utility☆47Updated last month
- Provides dot visualizations of chisel/firrtl circuites☆12Updated 6 years ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- AXI Formal Verification IP☆20Updated 4 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆29Updated 4 years ago
- Mirror of tachyon-da cvc Verilog simulator☆44Updated last year
- ☆33Updated 2 years ago
- ☆18Updated 4 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Updated 7 years ago
- BFM Tester for Chisel HDL☆14Updated 3 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆12Updated 4 years ago
- Using ModelSim Foreign Language Interface for c – VHDL Co-Simulation and for Simulator Control on Linux x86 Platform☆27Updated 4 years ago