Alogic is a Medium Level Synthesis language for digital logic that compiles swiftly into standard Verilog-2005 for implementation in ASIC or FPGA.
☆18May 19, 2021Updated 4 years ago
Alternatives and similar repositories for alogic
Users that are interested in alogic are comparing it to the libraries listed below
Sorting:
- Parser for ELF object format.☆11Dec 24, 2021Updated 4 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Nov 3, 2020Updated 5 years ago
- OpenPiton Design Benchmark☆28Mar 6, 2023Updated 3 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆28Sep 25, 2013Updated 12 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- RTLMeter benchmark suite☆29Mar 12, 2026Updated last week
- A Bluespec SystemVerilog library of miscellaneous components☆18Apr 14, 2025Updated 11 months ago
- RISC-V BSV Specification☆23Jan 18, 2020Updated 6 years ago
- ☆33Jan 7, 2025Updated last year
- Synthesisable SIMT-style RISC-V GPGPU☆49Jul 7, 2025Updated 8 months ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆17Oct 22, 2025Updated 5 months ago
- The OpenPiton Platform☆28May 22, 2023Updated 2 years ago
- ☆95Oct 13, 2025Updated 5 months ago
- An implementation of GTK3 composite templates for PyGI☆18Apr 25, 2017Updated 8 years ago
- Draw lightsabers using Racket's pict library☆11Jul 31, 2019Updated 6 years ago
- okl4 git for porting to realview_eb RTSM platform☆15Oct 17, 2012Updated 13 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- A Hardware Pipeline Description Language☆58Jul 12, 2025Updated 8 months ago
- Webpage for https://github.com/floooh/v6502r☆11Mar 3, 2026Updated 2 weeks ago
- Command-line utility to return Zotero record field values given a Zotero select link, an item key, or even just a file attachment☆10Dec 23, 2023Updated 2 years ago
- Booting multi-processors on x86 bare-metal.☆12Feb 25, 2022Updated 4 years ago
- Exploring gate level simulation☆58Apr 23, 2025Updated 10 months ago
- Rehearsal: A Configuration Verification Tool for Puppet☆11Dec 19, 2019Updated 6 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- Git mirror of tis100.vim☆15Jun 30, 2015Updated 10 years ago
- Multiple approaches to statistical simulation for computer architects☆15Jun 1, 2020Updated 5 years ago
- Program to read/write from/to any location in physical memory (cloned from devmem or devmem2). See wiki.☆19Aug 16, 2019Updated 6 years ago
- Faceted execution in Racket☆11Sep 11, 2018Updated 7 years ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- PCB libraries and templates for rocket-chip based FPGA/ASIC designs☆16Feb 24, 2026Updated 3 weeks ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 8 years ago
- TAP-Y/J Test Harness☆53Dec 16, 2014Updated 11 years ago
- A SystemVerilog source file pickler.☆60Oct 20, 2024Updated last year
- A Python package for creating and solving constrained randomization problems.☆18Oct 14, 2024Updated last year
- ☆29Nov 10, 2025Updated 4 months ago
- ePIC (Embedded PIC) example: kernel and relocatable loadable app☆14Oct 27, 2023Updated 2 years ago