ArgonDesign / alogic

Related projects ⓘ

Alternatives and complementary repositories for alogic

• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆30Updated this week
• povik / yosys-slang
  slang-based frontend for Yosys
  ☆41Updated last week
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆55Updated last week
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆40Updated 3 months ago
• sifive / duh
  👾 Design ∪ Hardware
  ☆72Updated last week
• hplp / aes_chisel
  Implementation of the Advanced Encryption Standard in Chisel
  ☆19Updated 2 years ago
• TsaiAnson / verif
  ☆11Updated 3 years ago
• SymbioticEDA / getting-started-FV
  ☆18Updated 4 years ago
• scarv / scarv-cpu
  SCARV: a side-channel hardened RISC-V platform
  ☆24Updated last year
• chipsalliance / f4pga-sdf-timing
  Python library for working Standard Delay Format (SDF) Timing Annotation files.
  ☆28Updated 4 months ago
• Kuree / hgdb
  Hardware generator debugger
  ☆71Updated 9 months ago
• rdolbeau / VexRiscvBPluginGenerator
  ☆17Updated 2 years ago
• b224hisl / rioschip
  ☆32Updated last year
• YosysHQ / yosys-tests
  Collection of test cases for Yosys
  ☆16Updated 2 years ago
• chipsalliance / fpga-interchange-schema
  ☆51Updated 2 years ago
• dirjud / Nitro-Parts-lib-Xilinx
  This is mainly a simulation library of xilinx primitives that are verilator compatible.
  ☆31Updated 3 months ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆34Updated 7 months ago
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆39Updated last year
• pulp-platform / svase
  ☆29Updated 2 months ago
• tdb-alcorn / chisel-formal
  ☆23Updated 3 years ago
• tmeissner / formal_hw_verification
  Trying to verify Verilog/VHDL designs with formal methods and tools
  ☆41Updated 8 months ago
• YosysHQ / yosys-bigsim
  A collection of big designs to run post-synthesis simulations with yosys
  ☆46Updated 9 years ago
• benjmarshall / hlsclt
  A Vivado HLS Command Line Helper Tool
  ☆36Updated 3 years ago
• egk696 / an-ethernet-controller
  A lightweight Ethernet MAC Controller IP for FPGA prototyping
  ☆12Updated 4 years ago
• ucb-cs250 / caravel_fpga250
  FPGA250 aboard the eFabless Caravel
  ☆27Updated 3 years ago
• anycore / anycore-riscv-src
  The RTL source for AnyCore RISC-V
  ☆30Updated 2 years ago
• Kuree / kratos
  Debuggable hardware generator
  ☆67Updated last year
• Intuity / nexus
  Open source RTL simulation acceleration on commodity hardware
  ☆21Updated last year
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆63Updated 2 months ago