Alogic is a Medium Level Synthesis language for digital logic that compiles swiftly into standard Verilog-2005 for implementation in ASIC or FPGA.
☆18May 19, 2021Updated 5 years ago
Alternatives and similar repositories for alogic
Users that are interested in alogic are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- 586 compatible soft core for FPGA in verilog with AXI4 interface☆15Oct 15, 2016Updated 9 years ago
- Parser for ELF object format.☆12Dec 24, 2021Updated 4 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆28Nov 3, 2020Updated 5 years ago
- OpenPiton Design Benchmark☆28Mar 6, 2023Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- RTLMeter benchmark suite☆31May 12, 2026Updated last week
- A Bluespec SystemVerilog library of miscellaneous components☆18Apr 28, 2026Updated 3 weeks ago
- RISC-V BSV Specification☆24Apr 28, 2026Updated 3 weeks ago
- ☆33Jan 7, 2025Updated last year
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated 7 months ago
- ☆97Oct 13, 2025Updated 7 months ago
- The OpenPiton Platform☆31May 22, 2023Updated 2 years ago
- An implementation of GTK3 composite templates for PyGI☆18Apr 25, 2017Updated 9 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Draw lightsabers using Racket's pict library☆11Jul 31, 2019Updated 6 years ago
- okl4 git for porting to realview_eb RTSM platform☆15Oct 17, 2012Updated 13 years ago
- A command-line tool for displaying vcd waveforms.☆70Feb 19, 2024Updated 2 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- ☆12Mar 22, 2022Updated 4 years ago
- Webpage for https://github.com/floooh/v6502r☆11Mar 3, 2026Updated 2 months ago
- Command-line utility to return Zotero record field values given a Zotero select link, an item key, or even just a file attachment☆10Dec 23, 2023Updated 2 years ago
- Booting multi-processors on x86 bare-metal.☆12Feb 25, 2022Updated 4 years ago
- Exploring gate level simulation☆58Mar 27, 2026Updated last month
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- Git mirror of tis100.vim☆15Jun 30, 2015Updated 10 years ago
- Program to read/write from/to any location in physical memory (cloned from devmem or devmem2). See wiki.☆19Aug 16, 2019Updated 6 years ago
- emulator for ARM☆11Jun 14, 2019Updated 6 years ago
- Multiple approaches to statistical simulation for computer architects☆14Jun 1, 2020Updated 5 years ago
- Faceted execution in Racket☆11Sep 11, 2018Updated 7 years ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- PCB libraries and templates for rocket-chip based FPGA/ASIC designs☆17May 9, 2026Updated last week
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A SystemVerilog source file pickler.☆61Oct 20, 2024Updated last year
- A Python package for creating and solving constrained randomization problems.☆19Oct 14, 2024Updated last year
- ☆29Nov 10, 2025Updated 6 months ago
- ePIC (Embedded PIC) example: kernel and relocatable loadable app☆14Oct 27, 2023Updated 2 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆25Jul 31, 2020Updated 5 years ago
- This repository provides an implementation of the DPCCN model for single-channel speech separation. More details will be updated soon.☆13Dec 8, 2021Updated 4 years ago