ArgonDesign / alogic
Alogic is a Medium Level Synthesis language for digital logic that compiles swiftly into standard Verilog-2005 for implementation in ASIC or FPGA.
☆13Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for alogic
- ☆36Updated 2 years ago
- Equivalence checking with Yosys☆30Updated this week
- slang-based frontend for Yosys☆41Updated last week
- For contributions of Chisel IP to the chisel community.☆55Updated last week
- An automatic clock gating utility☆40Updated 3 months ago
- 👾 Design ∪ Hardware☆72Updated last week
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 2 years ago
- ☆11Updated 3 years ago
- ☆18Updated 4 years ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated last year
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆28Updated 4 months ago
- Hardware generator debugger☆71Updated 9 months ago
- ☆17Updated 2 years ago
- ☆32Updated last year
- Collection of test cases for Yosys☆16Updated 2 years ago
- ☆51Updated 2 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆31Updated 3 months ago
- A Verilog Synthesis Regression Test☆34Updated 7 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- ☆29Updated 2 months ago
- ☆23Updated 3 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆41Updated 8 months ago
- A collection of big designs to run post-synthesis simulations with yosys☆46Updated 9 years ago
- A Vivado HLS Command Line Helper Tool☆36Updated 3 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆12Updated 4 years ago
- FPGA250 aboard the eFabless Caravel☆27Updated 3 years ago
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago
- Debuggable hardware generator☆67Updated last year
- Open source RTL simulation acceleration on commodity hardware☆21Updated last year
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆63Updated 2 months ago