ArgonDesign / alogicLinks
Alogic is a Medium Level Synthesis language for digital logic that compiles swiftly into standard Verilog-2005 for implementation in ASIC or FPGA.
☆15Updated 4 years ago
Alternatives and similar repositories for alogic
Users that are interested in alogic are comparing it to the libraries listed below
Sorting:
- Mutation Cover with Yosys (MCY)☆85Updated last week
- Hardware generator debugger☆74Updated last year
- YosysHQ SVA AXI Properties☆41Updated 2 years ago
- A Vivado HLS Command Line Helper Tool☆36Updated 3 years ago
- ☆37Updated 3 years ago
- Xilinx Unisim Library in Verilog☆79Updated 4 years ago
- Open source RTL simulation acceleration on commodity hardware☆28Updated 2 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- Python interface to FPGA interchange format☆41Updated 2 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆106Updated 2 months ago
- A configurable SRAM generator☆53Updated last week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- ☆12Updated 4 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- A time-predictable processor for mixed-criticality systems☆59Updated 8 months ago
- SVA examples and demonstration☆16Updated 4 years ago
- ☆18Updated 4 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- Chisel Things for OFDM☆32Updated 5 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆72Updated 10 months ago
- ☆32Updated 6 months ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆89Updated 6 years ago
- (System)Verilog to Chisel translator☆115Updated 3 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆65Updated 2 months ago
- For contributions of Chisel IP to the chisel community.☆64Updated 8 months ago
- SystemVerilog Linter based on pyslang☆31Updated 2 months ago
- An automatic clock gating utility☆50Updated 3 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- ☆23Updated 4 years ago