Alogic is a Medium Level Synthesis language for digital logic that compiles swiftly into standard Verilog-2005 for implementation in ASIC or FPGA.
☆19May 19, 2021Updated 5 years ago
Alternatives and similar repositories for alogic
Users that are interested in alogic are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- ☆20Jun 10, 2026Updated 4 months ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆28Nov 3, 2020Updated 5 years ago
- Parser for ELF object format.☆12Dec 24, 2021Updated 4 years ago
- 586 compatible soft core for FPGA in verilog with AXI4 interface☆16Oct 15, 2016Updated 10 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Aug 31, 2026Updated 2 months ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- OpenPiton Design Benchmark☆30Mar 6, 2023Updated 3 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆28Sep 25, 2013Updated 13 years ago
- The OpenPiton Platform☆32May 22, 2023Updated 3 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 6 years ago
- ☆33Jan 7, 2025Updated last year
- Simple example of how to get started with the Tang Nano with FuseSoC.☆10Mar 14, 2022Updated 4 years ago
- An implementation of GTK3 composite templates for PyGI☆18Apr 25, 2017Updated 9 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆10Apr 6, 2017Updated 9 years ago
- L3 based MIPS specification and emulator☆15Jul 29, 2021Updated 5 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Jul 10, 2026Updated 3 months ago
- ☆102Jul 22, 2026Updated 3 months ago
- LLVM mirror with implementation of a backend for the Tile architecture☆12Apr 3, 2013Updated 13 years ago
- Webpage for https://github.com/floooh/v6502r☆11Sep 12, 2026Updated last month
- ☆12Apr 5, 2016Updated 10 years ago
- Draw lightsabers using Racket's pict library☆11Jul 31, 2019Updated 7 years ago
- ☆10Apr 28, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RISC-V BSV Specification☆24Apr 28, 2026Updated 6 months ago
- FPGA PWM generator and motor controller modules☆12Mar 9, 2021Updated 5 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆20Oct 2, 2026Updated 3 weeks ago
- Command-line utility to return Zotero record field values given a Zotero select link, an item key, or even just a file attachment☆10Dec 23, 2023Updated 2 years ago
- Booting multi-processors on x86 bare-metal.☆12Feb 25, 2022Updated 4 years ago
- Functional computer hardware description language☆12May 29, 2026Updated 5 months ago
- f1c200s emwin linux☆10Jun 15, 2020Updated 6 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆59Mar 30, 2026Updated 7 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Verilog parsing and generator crate.☆22Apr 16, 2020Updated 6 years ago
- ☆12Mar 22, 2022Updated 4 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Jul 11, 2016Updated 10 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆91Apr 13, 2026Updated 6 months ago
- okl4 git for porting to realview_eb RTSM platform☆15Oct 17, 2012Updated 14 years ago
- Extended and external tests for Verilator testing☆19Oct 16, 2026Updated 2 weeks ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated last year