ArgonDesign / alogicLinks
Alogic is a Medium Level Synthesis language for digital logic that compiles swiftly into standard Verilog-2005 for implementation in ASIC or FPGA.
☆16Updated 4 years ago
Alternatives and similar repositories for alogic
Users that are interested in alogic are comparing it to the libraries listed below
Sorting:
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆110Updated 2 months ago
- Mutation Cover with Yosys (MCY)☆85Updated this week
- Hardware generator debugger☆75Updated last year
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- A Vivado HLS Command Line Helper Tool☆36Updated 3 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Debuggable hardware generator☆69Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Xilinx Unisim Library in Verilog☆82Updated 5 years ago
- ☆38Updated 3 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- Equivalence checking with Yosys☆45Updated this week
- For contributions of Chisel IP to the chisel community.☆64Updated 9 months ago
- AXI Formal Verification IP☆20Updated 4 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆122Updated 2 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 months ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- An implementation of RISC-V☆38Updated last month
- ☆26Updated 4 years ago
- A time-predictable processor for mixed-criticality systems☆59Updated 9 months ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆65Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- ☆56Updated 3 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆87Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆83Updated 10 months ago