Alogic is a Medium Level Synthesis language for digital logic that compiles swiftly into standard Verilog-2005 for implementation in ASIC or FPGA.
☆18May 19, 2021Updated 4 years ago
Alternatives and similar repositories for alogic
Users that are interested in alogic are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 586 compatible soft core for FPGA in verilog with AXI4 interface☆15Oct 15, 2016Updated 9 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆28Nov 3, 2020Updated 5 years ago
- OpenPiton Design Benchmark☆28Mar 6, 2023Updated 3 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- RTLMeter benchmark suite☆31Apr 14, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Bluespec SystemVerilog library of miscellaneous components☆18Apr 14, 2025Updated last year
- RISC-V BSV Specification☆23Jan 18, 2020Updated 6 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆53Mar 30, 2026Updated last month
- ☆33Jan 7, 2025Updated last year
- The OpenPiton Platform☆31May 22, 2023Updated 2 years ago
- Draw lightsabers using Racket's pict library☆11Jul 31, 2019Updated 6 years ago
- okl4 git for porting to realview_eb RTSM platform☆15Oct 17, 2012Updated 13 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆12Mar 22, 2022Updated 4 years ago
- Webpage for https://github.com/floooh/v6502r☆11Mar 3, 2026Updated last month
- Booting multi-processors on x86 bare-metal.☆12Feb 25, 2022Updated 4 years ago
- Exploring gate level simulation☆58Mar 27, 2026Updated last month
- Rehearsal: A Configuration Verification Tool for Puppet☆11Dec 19, 2019Updated 6 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- Git mirror of tis100.vim☆15Jun 30, 2015Updated 10 years ago
- Program to read/write from/to any location in physical memory (cloned from devmem or devmem2). See wiki.☆19Aug 16, 2019Updated 6 years ago
- emulator for ARM☆11Jun 14, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Faceted execution in Racket☆11Sep 11, 2018Updated 7 years ago
- PCB libraries and templates for rocket-chip based FPGA/ASIC designs☆16Apr 6, 2026Updated 3 weeks ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 8 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- TAP-Y/J Test Harness☆53Dec 16, 2014Updated 11 years ago
- A SystemVerilog source file pickler.☆61Oct 20, 2024Updated last year
- A Python package for creating and solving constrained randomization problems.☆19Oct 14, 2024Updated last year
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆25Jul 31, 2020Updated 5 years ago
- This repository provides an implementation of the DPCCN model for single-channel speech separation. More details will be updated soon.☆13Dec 8, 2021Updated 4 years ago
- SystemC-WMS (Wave Mixed Signal Simulator) is a class library that extends the standard SystemC kernel to allow modeling and simulation of…☆11Jul 19, 2018Updated 7 years ago
- Simulation infrastructure and validation of Cori☆13Mar 22, 2022Updated 4 years ago
- ☆12May 20, 2021Updated 4 years ago
- ☆14Apr 8, 2025Updated last year
- 在线图书借阅系统 - 2017 THU OOP课大作业☆13Jul 1, 2018Updated 7 years ago