ArgonDesign / alogic
Alogic is a Medium Level Synthesis language for digital logic that compiles swiftly into standard Verilog-2005 for implementation in ASIC or FPGA.
☆14Updated 3 years ago
Alternatives and similar repositories for alogic:
Users that are interested in alogic are comparing it to the libraries listed below
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆28Updated 6 months ago
- BFM Tester for Chisel HDL☆14Updated 3 years ago
- A Vivado HLS Command Line Helper Tool☆36Updated 3 years ago
- ☆36Updated 2 years ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated 2 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆31Updated 6 months ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- ☆26Updated 4 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- ☆33Updated 2 years ago
- 👾 Design ∪ Hardware☆73Updated 2 months ago
- Open source RTL simulation acceleration on commodity hardware☆23Updated last year
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- ☆11Updated 3 years ago
- ☆17Updated 2 years ago
- ☆18Updated 4 years ago
- Debuggable hardware generator☆67Updated last year
- Provides dot visualizations of chisel/firrtl circuites☆12Updated 5 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- For contributions of Chisel IP to the chisel community.☆57Updated 2 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆28Updated 3 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆25Updated 4 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆12Updated 4 years ago
- ☆23Updated 3 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆32Updated 4 years ago
- Xilinx Unisim Library in Verilog☆72Updated 4 years ago