ArgonDesign / alogicLinks
Alogic is a Medium Level Synthesis language for digital logic that compiles swiftly into standard Verilog-2005 for implementation in ASIC or FPGA.
☆17Updated 4 years ago
Alternatives and similar repositories for alogic
Users that are interested in alogic are comparing it to the libraries listed below
Sorting:
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆115Updated 5 months ago
- Mutation Cover with Yosys (MCY)☆87Updated last week
- ☆38Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- An automatic clock gating utility☆50Updated 6 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- A Vivado HLS Command Line Helper Tool☆36Updated 4 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated 11 months ago
- Hardware generator debugger☆76Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆37Updated this week
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- Open source RTL simulation acceleration on commodity hardware☆30Updated 2 years ago
- AXI Formal Verification IP☆20Updated 4 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 4 months ago
- FPGA250 aboard the eFabless Caravel☆31Updated 4 years ago
- RTLMeter benchmark suite☆28Updated last week
- Python interface to FPGA interchange format☆41Updated 2 years ago
- A configurable SRAM generator☆56Updated last month
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- ☆26Updated 5 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- ☆23Updated 4 years ago
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- RISC-V Nox core☆68Updated 2 months ago
- ☆18Updated 5 years ago