xiaoan109 / ysyx-workbenchLinks
一生一芯CPU/目前做到cache/后续主要考虑ASIC DV
☆21Updated 7 months ago
Alternatives and similar repositories for ysyx-workbench
Users that are interested in ysyx-workbench are comparing it to the libraries listed below
Sorting:
- ☆86Updated this week
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆66Updated last year
- ☆70Updated 2 years ago
- ☆78Updated 4 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆178Updated 10 months ago
- ☆67Updated 6 months ago
- ☆64Updated 2 years ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆20Updated 6 years ago
- A Study of the SiFive Inclusive L2 Cache☆67Updated last year
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- A RISC-V RV32I ISA Single Cycle CPU☆25Updated 3 months ago
- Pick your favorite language to verify your chip.☆64Updated last week
- RISC-V 64 CPU☆10Updated 2 years ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- ☆26Updated last month
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 4 months ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆174Updated 4 years ago
- 一生一芯RISCV处理器核代码仓库(包括相关工具)☆15Updated 11 months ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 5 months ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆142Updated last year
- CPU Design Based on RISCV ISA☆121Updated last year
- ☆156Updated last week
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆38Updated last week
- ☆40Updated last year
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆206Updated 2 months ago
- ☆18Updated 2 years ago