Alternatives and similar repositories for ysyx-workbench

Users that are interested in ysyx-workbench are comparing it to the libraries listed below

• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆52Updated 3 years ago
• OSCPU / ysyxSoC
  ☆87Updated 2 weeks ago
• OSCPU / yosys-sta
  ☆83Updated 5 months ago
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated last year
• Yawei-Ding / ysyx_riscv64_cpu
  ☆70Updated 2 years ago
• ysyx-ta / ysyx-summer-readings
  ☆67Updated last year
• CherrySprings / CherrySprings
  ☆18Updated 2 years ago
• lizhirui / DreamCore
  ☆64Updated 3 years ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆180Updated last year
• github-3rr0r / RV32ISC
  A RISC-V RV32I ISA Single Cycle CPU
  ☆25Updated 4 months ago
• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆70Updated 3 weeks ago
• woshiyyya / RISCV-CPU
  Write a CPU from scratch! (5-stage pipeline & 2-way-cache)
  ☆20Updated 6 years ago
• shawn110285 / Cookabarra
  a training-target implementation of rv32im, designed to be simple and easy to understand
  ☆61Updated 3 years ago
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆175Updated 4 years ago
• OSCPU / chisel-playground
  ☆67Updated 8 months ago
• Jpz-sdju / trinity
  ☆30Updated 2 months ago
• Lyncien / RISC-V-32I
  体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器
  ☆86Updated 5 years ago
• gzzyyxh / Quafu
  A small SoC with a pipeline 32-bit RISC-V CPU.
  ☆65Updated 3 years ago
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆49Updated last year
• lshpku / hwd-prefetch-study
  A Study of the SiFive Inclusive L2 Cache
  ☆67Updated last year
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆211Updated 4 months ago
• xunqianxun / liguoqi-rv64-cpu
  RISC-V 64 CPU
  ☆10Updated last week
• USTC-System-Courses / CECS-Lab
  ☆40Updated 2 years ago
• leesum1 / ysyx
  一生一芯项目
  ☆16Updated last year
• Clo91eaf / PUA-MIPS
  NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.
  ☆13Updated 6 months ago
• peilin-chen / Zhulong-RISCV-CPU
  CPU Design Based on RISCV ISA
  ☆122Updated last year
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆158Updated last week
• SocialistDalao / UltraMIPS_NSCSCC
  UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
  ☆143Updated last year
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆135Updated last year
• lizhirui / DreamCoreV2
  ☆22Updated 2 years ago