xiaoan109 / ysyx-workbenchLinks
一生一芯CPU/目前做到cache/后续主要考虑ASIC DV
☆20Updated 4 months ago
Alternatives and similar repositories for ysyx-workbench
Users that are interested in ysyx-workbench are comparing it to the libraries listed below
Sorting:
- ☆86Updated last month
- ☆66Updated 9 months ago
- ☆66Updated 2 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- ☆64Updated last month
- 一生一芯项目☆13Updated last year
- "aura" my super-scalar O3 cpu core☆24Updated last year
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆28Updated 2 years ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- 一生一芯RISCV处理器核代码仓库(包括相关工具)☆14Updated 8 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆162Updated 7 months ago
- ☆64Updated 2 years ago
- ☆67Updated 3 months ago
- A RISC-V RV32I ISA Single Cycle CPU☆23Updated last week
- CPU Design Based on RISCV ISA☆110Updated 11 months ago
- Pick your favorite language to verify your chip.☆49Updated last week
- 乱序双发处理器,在2024年计算机系统能力大赛CPU赛道(龙芯杯)获二等奖,全国第四☆14Updated 9 months ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 2 months ago
- ☆18Updated 2 years ago
- ☆21Updated last year
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆48Updated last year
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆136Updated 11 months ago
- ☆150Updated last month
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆59Updated 3 years ago
- AXI协议规范中文翻译版☆150Updated 2 years ago
- ☆38Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated last month
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆35Updated this week