xiaoan109 / ysyx-workbenchLinks
一生一芯CPU/目前做到cache/后续主要考虑ASIC DV
☆20Updated 5 months ago
Alternatives and similar repositories for ysyx-workbench
Users that are interested in ysyx-workbench are comparing it to the libraries listed below
Sorting:
- ☆86Updated last month
- ☆68Updated 2 years ago
- ☆66Updated 10 months ago
- 一生一芯项目☆13Updated last year
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆29Updated 2 years ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- ☆72Updated 2 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆171Updated 8 months ago
- A RISC-V RV32I ISA Single Cycle CPU☆24Updated last month
- "aura" my super-scalar O3 cpu core☆24Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- ☆64Updated 2 years ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆55Updated last year
- a training-target implementation of rv32im, designed to be simple and easy to understand☆60Updated 3 years ago
- CPU Design Based on RISCV ISA☆113Updated last year
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆137Updated last year
- ☆21Updated last year
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 2 months ago
- ☆68Updated 4 months ago
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆17Updated 6 years ago
- 一生一芯RISCV处理器核代码仓库(包括相关工具)☆14Updated 9 months ago
- AXI协议规范中文翻译版☆152Updated 2 years ago
- 一生一芯的信息发布和内容网站☆131Updated last year
- ☆86Updated this week
- 乱序双发处理器,在2024年计算机系统能力大赛CPU赛道(龙芯杯)获二等奖,全国第四☆14Updated 10 months ago
- ☆18Updated 2 years ago
- Pick your favorite language to verify your chip.☆50Updated last week
- A Study of the SiFive Inclusive L2 Cache☆64Updated last year
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- ☆163Updated last month