☆13Jun 4, 2020Updated 5 years ago
Alternatives and similar repositories for ahb_course
Users that are interested in ahb_course are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Jun 30, 2019Updated 6 years ago
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Jun 7, 2020Updated 5 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- ☆10Aug 12, 2021Updated 4 years ago
- DMA core compatible with AHB3-Lite☆12Mar 30, 2019Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- TerosHDL documentation☆13Jul 27, 2025Updated 8 months ago
- AMBA bus lecture material☆526Jan 21, 2020Updated 6 years ago
- AHB-APB Bridge RTL Design☆16Apr 19, 2018Updated 7 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆22Mar 25, 2025Updated last year
- http://forum.ragezone.com/f587/aion-4-7-5-gigatr00n-1165018/☆15Jun 21, 2022Updated 3 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆28Mar 13, 2025Updated last year
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆19Jul 29, 2014Updated 11 years ago
- Use Matlab to simulate in LT Spice, acquire results and plot☆18Oct 22, 2020Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- 32 bit pipelined binary floating point adder using IEEE-754 Single Precision Format in Verilog☆18Aug 27, 2020Updated 5 years ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 5 years ago
- ☆22Feb 22, 2020Updated 6 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47May 10, 2024Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Mar 17, 2022Updated 4 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆31Jun 27, 2022Updated 3 years ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 6 years ago
- I2S transciever implemented in Verilog HDL☆32Oct 11, 2017Updated 8 years ago
- MADDPG in Ray/RLlib☆24Jul 22, 2020Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆22Nov 27, 2025Updated 4 months ago
- Approximate layers - TensorFlow extension☆27Apr 14, 2025Updated last year
- QSPI for SoC☆23Nov 8, 2019Updated 6 years ago
- Verilog实现单周期非流水线32位RISCV指令集（45条）CPU☆43Dec 23, 2020Updated 5 years ago
- I2C controller core from Opencores.org☆27Oct 5, 2011Updated 14 years ago
- ☆24Oct 8, 2019Updated 6 years ago
- CMoM is a C++ Computational Electromagnetic (CEM) solver focusing on the Method of Moments (MoM).☆41Jan 26, 2026Updated 2 months ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Aug 28, 2016Updated 9 years ago
- C compiler written by C. inspired from 9cc https://github.com/rui314/9cc☆14Jan 5, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An uvm verification env for ahb2apb bridge☆58Apr 9, 2021Updated 5 years ago
- ☆29Jun 13, 2021Updated 4 years ago
- Verilog极简教程☆36Apr 7, 2019Updated 7 years ago
- RTL Verilog library for various DSP modules☆95Feb 17, 2022Updated 4 years ago
- Redistributable WinSDK & MSVCRT import libraries☆16Jun 7, 2024Updated last year
- verilog filetype plugin to enable emacs verilog-mode autos☆25Apr 24, 2022Updated 3 years ago
- A collection of slides of the SMT course I held at University of Milan in fall 2011☆10Mar 14, 2015Updated 11 years ago