icwiki / ahb_course
☆13Updated 4 years ago
Alternatives and similar repositories for ahb_course:
Users that are interested in ahb_course are comparing it to the libraries listed below
- AHB-APB Bridge RTL Design☆16Updated 6 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 3 years ago
- AXI Interconnect☆47Updated 3 years ago
- ☆36Updated 9 years ago
- An uvm verification env for ahb2apb bridge☆48Updated 3 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆58Updated last year
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- AXI总线连接器☆96Updated 5 years ago
- AXI DMA 32 / 64 bits☆109Updated 10 years ago
- Verification IP for APB protocol☆60Updated 4 years ago
- ARM中通过APB总线连接的UART模块☆63Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆36Updated 2 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆31Updated 2 years ago
- UVM AHB VIP☆81Updated 4 months ago
- ☆67Updated 3 years ago
- System Verilog and Emulation. Written all the five channels.☆33Updated 8 years ago
- ☆14Updated 5 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆24Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆99Updated 3 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆48Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆64Updated last year
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆112Updated 7 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆87Updated last year
- UART design in SV and verification using UVM and SV☆41Updated 5 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆21Updated 2 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆119Updated 3 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆30Updated 4 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆21Updated 6 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆50Updated last year