☆13Jun 4, 2020Updated 6 years ago
Alternatives and similar repositories for ahb_course
Users that are interested in ahb_course are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Jun 30, 2019Updated 7 years ago
- TerosHDL documentation☆13Aug 26, 2026Updated 2 months ago
- ☆10Aug 12, 2021Updated 5 years ago
- AHB-APB Bridge RTL Design☆16Apr 19, 2018Updated 8 years ago
- http://forum.ragezone.com/f587/aion-4-7-5-gigatr00n-1165018/☆17Jun 21, 2022Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆11Jun 7, 2020Updated 6 years ago
- Design a cache by using Verilog☆13Jan 12, 2017Updated 9 years ago
- AMBA bus lecture material☆562Jan 21, 2020Updated 6 years ago
- DMA core compatible with AHB3-Lite☆13Mar 30, 2019Updated 7 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆19Jul 29, 2014Updated 12 years ago
- Graduate level course on computational electromagnetics, including FEM, FDTD, and method of moments.☆19Dec 12, 2020Updated 5 years ago
- 基于 LiDAR、RGB-D 与 IMU 融合，实现移动小车的高精度三维建图☆18Feb 16, 2026Updated 8 months ago
- Use Matlab to simulate in LT Spice, acquire results and plot☆18Oct 22, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 7 years ago
- ☆23Feb 22, 2020Updated 6 years ago
- 32 bit pipelined binary floating point adder using IEEE-754 Single Precision Format in Verilog☆18Aug 27, 2020Updated 6 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆21Dec 1, 2023Updated 2 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Mar 17, 2022Updated 4 years ago
- An up5k board to manage pulse-echo ultrasound acquisition.☆48Jul 16, 2024Updated 2 years ago
- Fortran 90 code for Method of Moments discretized integral operator formulations of EM scattering from dielectric/lossy/plasmonic/PEC obj…☆24May 11, 2022Updated 4 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆21Nov 27, 2025Updated 11 months ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆40Mar 13, 2025Updated last year
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆51May 10, 2024Updated 2 years ago
- Verilog实现单周期非流水线32位RISCV指令集（45条）CPU☆51Dec 23, 2020Updated 5 years ago
- Approximate layers - TensorFlow extension☆27Apr 14, 2025Updated last year
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆26Mar 25, 2025Updated last year
- QSPI for SoC☆25Nov 8, 2019Updated 6 years ago
- Redistributable WinSDK & MSVCRT import libraries☆14Jun 7, 2024Updated 2 years ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Aug 28, 2016Updated 10 years ago
- I2S transciever implemented in Verilog HDL☆34Oct 11, 2017Updated 9 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆26Oct 8, 2019Updated 7 years ago
- I2C controller core from Opencores.org☆29Oct 5, 2011Updated 15 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆33Jun 27, 2022Updated 4 years ago
- ☆31Jun 13, 2021Updated 5 years ago
- verilog filetype plugin to enable emacs verilog-mode autos☆25Apr 24, 2022Updated 4 years ago
- C compiler written by C. inspired from 9cc https://github.com/rui314/9cc☆13Jan 5, 2019Updated 7 years ago
- A collection of slides of the SMT course I held at University of Milan in fall 2011☆10Mar 14, 2015Updated 11 years ago