☆13Jun 4, 2020Updated 5 years ago
Alternatives and similar repositories for ahb_course
Users that are interested in ahb_course are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Jun 30, 2019Updated 6 years ago
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Jun 7, 2020Updated 5 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- ☆10Aug 12, 2021Updated 4 years ago
- DMA core compatible with AHB3-Lite☆13Mar 30, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- TerosHDL documentation☆13Jul 27, 2025Updated 9 months ago
- AMBA bus lecture material☆532Jan 21, 2020Updated 6 years ago
- AHB-APB Bridge RTL Design☆16Apr 19, 2018Updated 8 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆22Mar 25, 2025Updated last year
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆29Mar 13, 2025Updated last year
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆19Jul 29, 2014Updated 11 years ago
- 32 bit pipelined binary floating point adder using IEEE-754 Single Precision Format in Verilog☆18Aug 27, 2020Updated 5 years ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆22Feb 22, 2020Updated 6 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47May 10, 2024Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Mar 17, 2022Updated 4 years ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 6 years ago
- I2S transciever implemented in Verilog HDL☆33Oct 11, 2017Updated 8 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆22Nov 27, 2025Updated 5 months ago
- Approximate layers - TensorFlow extension☆27Apr 14, 2025Updated last year
- QSPI for SoC☆23Nov 8, 2019Updated 6 years ago
- ☆24Oct 8, 2019Updated 6 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Aug 28, 2016Updated 9 years ago
- C compiler written by C. inspired from 9cc https://github.com/rui314/9cc☆14Jan 5, 2019Updated 7 years ago
- An uvm verification env for ahb2apb bridge☆58Apr 9, 2021Updated 5 years ago
- ☆30Jun 13, 2021Updated 4 years ago
- Verilog极简教程☆36Apr 7, 2019Updated 7 years ago
- RTL Verilog library for various DSP modules☆96Feb 17, 2022Updated 4 years ago
- Redistributable WinSDK & MSVCRT import libraries☆16Jun 7, 2024Updated last year
- verilog filetype plugin to enable emacs verilog-mode autos☆25Apr 24, 2022Updated 4 years ago
- A collection of slides of the SMT course I held at University of Milan in fall 2011☆10Mar 14, 2015Updated 11 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Port of the LLVM compiler infrastructure to the time-predictable processor Patmos☆15Apr 2, 2025Updated last year
- Repository gathering basic modules for CDC purpose☆60Dec 31, 2019Updated 6 years ago
- Simple IIO FM Radio receive example☆16Apr 6, 2026Updated last month
- SSLsplit for OpenWRT. Makefile + Sources☆12May 6, 2020Updated 6 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆42Aug 10, 2022Updated 3 years ago
- Toy RISC-V emulator☆15Oct 10, 2017Updated 8 years ago
- ☆10Sep 26, 2023Updated 2 years ago