☆13Jun 4, 2020Updated 6 years ago
Alternatives and similar repositories for ahb_course
Users that are interested in ahb_course are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Jun 30, 2019Updated 7 years ago
- ☆10Aug 12, 2021Updated 4 years ago
- TerosHDL documentation☆13Jul 27, 2025Updated last year
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Jun 7, 2020Updated 6 years ago
- AHB-APB Bridge RTL Design☆16Apr 19, 2018Updated 8 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- DMA core compatible with AHB3-Lite☆13Mar 30, 2019Updated 7 years ago
- http://forum.ragezone.com/f587/aion-4-7-5-gigatr00n-1165018/☆16Jun 21, 2022Updated 4 years ago
- AMBA bus lecture material☆544Jan 21, 2020Updated 6 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆19Jul 29, 2014Updated 12 years ago
- Use Matlab to simulate in LT Spice, acquire results and plot☆18Oct 22, 2020Updated 5 years ago
- 基于 LiDAR、RGB-D 与 IMU 融合，实现移动小车的高精度三维建图☆18Feb 16, 2026Updated 5 months ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 6 years ago
- 32 bit pipelined binary floating point adder using IEEE-754 Single Precision Format in Verilog☆18Aug 27, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆23Feb 22, 2020Updated 6 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Mar 17, 2022Updated 4 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆34Mar 13, 2025Updated last year
- OpenExSys_NoC a mesh-based network on chip IP.☆21Dec 1, 2023Updated 2 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆50May 10, 2024Updated 2 years ago
- Fortran 90 code for Method of Moments discretized integral operator formulations of EM scattering from dielectric/lossy/plasmonic/PEC obj…☆25May 11, 2022Updated 4 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆22Nov 27, 2025Updated 8 months ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 6 years ago
- Approximate layers - TensorFlow extension☆27Apr 14, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- QSPI for SoC☆23Nov 8, 2019Updated 6 years ago
- Verilog实现单周期非流水线32位RISCV指令集（45条）CPU☆51Dec 23, 2020Updated 5 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆25Mar 25, 2025Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆33Jun 27, 2022Updated 4 years ago
- I2C controller core from Opencores.org☆27Oct 5, 2011Updated 14 years ago
- ☆26Oct 8, 2019Updated 6 years ago
- I2S transciever implemented in Verilog HDL☆33Oct 11, 2017Updated 8 years ago
- ☆31Jun 13, 2021Updated 5 years ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Aug 28, 2016Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog极简教程☆36Apr 7, 2019Updated 7 years ago
- CMoM is a C++ Computational Electromagnetic (CEM) solver focusing on the Method of Moments (MoM).☆45Jan 26, 2026Updated 6 months ago
- RTL Verilog library for various DSP modules☆99Feb 17, 2022Updated 4 years ago
- Redistributable WinSDK & MSVCRT import libraries☆16Jun 7, 2024Updated 2 years ago
- A simple armv4 emulator with embedded freertos and linux operating system support, Demo:☆15Sep 12, 2021Updated 4 years ago
- verilog filetype plugin to enable emacs verilog-mode autos☆25Apr 24, 2022Updated 4 years ago
- A collection of slides of the SMT course I held at University of Milan in fall 2011☆10Mar 14, 2015Updated 11 years ago