yadav-sachin / Multilevel-Cache-Controller
Cache Controller for a multi-level Cache memory using four-way set-associative mapping with write-back, no-write allocate and LRU policy. Implemented on a Basys3 Artix-7 FPGA with proper delays and hit signals.
☆8Updated 4 years ago
Alternatives and similar repositories for Multilevel-Cache-Controller:
Users that are interested in Multilevel-Cache-Controller are comparing it to the libraries listed below
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆28Updated last week
- verification of simple axi-based cache☆18Updated 5 years ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆15Updated 3 years ago
- DMA Hardware Description with Verilog☆13Updated 5 years ago
- ☆19Updated 5 years ago
- Platform Level Interrupt Controller☆38Updated 10 months ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- ☆12Updated 8 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- Various low power labs using sky130☆12Updated 3 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆21Updated 6 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆28Updated 3 years ago
- Hamming ECC Encoder and Decoder to protect memories☆31Updated 2 months ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 3 years ago
- A Verilog implementation of a processor cache.☆25Updated 7 years ago
- Some beginner projects using verilog HDL, along with some documentation on basic syntax☆11Updated 3 years ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆41Updated 8 years ago
- APB VIP (UVM)☆14Updated 6 years ago
- Design and UVM-TB of RISC -V Microprocessor☆17Updated 9 months ago
- General Purpose AXI Direct Memory Access☆48Updated 10 months ago
- ☆17Updated 9 years ago
- CORE-V MCU UVM Environment and Test Bench☆20Updated 8 months ago
- ☆12Updated 9 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆12Updated 9 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 6 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆29Updated last year