yadav-sachin / Multilevel-Cache-ControllerLinks
Cache Controller for a multi-level Cache memory using four-way set-associative mapping with write-back, no-write allocate and LRU policy. Implemented on a Basys3 Artix-7 FPGA with proper delays and hit signals.
☆9Updated 4 years ago
Alternatives and similar repositories for Multilevel-Cache-Controller
Users that are interested in Multilevel-Cache-Controller are comparing it to the libraries listed below
Sorting:
- APB Timer Unit☆12Updated last year
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆41Updated 8 years ago
- ☆12Updated 8 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- Various low power labs using sky130☆12Updated 3 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆16Updated 3 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Platform Level Interrupt Controller☆40Updated last year
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆30Updated last week
- ☆28Updated 4 years ago
- ☆12Updated 9 years ago
- ☆14Updated 5 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Single-Cycle RISC-V Processor in systemverylog☆22Updated 6 years ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- ☆17Updated 10 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- Simple single-port AXI memory interface☆41Updated 11 months ago
- ☆20Updated 5 years ago
- ☆20Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆22Updated last year
- Asynchronous fifo in verilog☆35Updated 9 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 6 years ago
- APB VIP (UVM)☆14Updated 6 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago