Lydaidai / The-car-base-on-FPGALinks
开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车,分为两个部分,控制器部分和小车部分,通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势,从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒,从而让小车自动寻径(设想是走到人身边,但是比较难实现,所以是沿着设定好的路径循迹)。 同时有超声波避障功能。 还有一些密码锁,music的小tricks就自己摸索吧
☆14Updated 6 years ago
Alternatives and similar repositories for The-car-base-on-FPGA
Users that are interested in The-car-base-on-FPGA are comparing it to the libraries listed below
Sorting:
- 使用国产FPGA厂商安路公司的开发板做的一款基于FPGA的智能导盲杖系统。利用百度LBS开放平台做到自主导航,与Arduino互联实现PID算法,摄像头识别红绿灯,超声波自主避障,语音识别,一键拨打紧急联系人等等☆24Updated 5 years ago
- Hardware implementation of HDR image producing algorithm☆16Updated 2 years ago
- digital recognition base on FPGA☆14Updated 5 years ago
- 基于FPGA的FFT☆18Updated 6 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- 使用FPGA制作机器人,并使用python建立上位机,FPGA机器人通过控制ESP8266通过WiFi进行无线通讯,来达到上位机控制FPGA机器人的目的☆21Updated 4 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆35Updated 7 years ago
- FPGA纯逻辑实现modbus通信☆20Updated 2 years ago
- 数字IC验证案例(SV and UVM)☆26Updated 4 years ago
- wifi☆11Updated 8 years ago
- 关于数字IC的笔试面试题☆9Updated 5 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆17Updated 5 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 3 years ago
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆25Updated 3 years ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- verilog☆21Updated 2 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆60Updated 6 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 10 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 3 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆47Updated last year
- FIR implemention with Verilog☆48Updated 6 years ago
- An AXI DDR3 SDRAM controller for FPGA☆38Updated last year
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- 包括同步FIFO(输入输出位宽相同),异步FIFO(输入输出位宽相同),异步FIFO(能实现输出数据位宽是输入数据位宽的1/2或2倍)☆20Updated 2 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆66Updated 3 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- 软件无线电,使用FPGA进行正交解调。☆22Updated 6 years ago
- FPGA图像处理仿真平台☆26Updated 3 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆16Updated 5 years ago