Lydaidai / The-car-base-on-FPGA
开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还 可以检测人体是否摔倒，从而让小车自动寻径（设想是走到人身边，但是比较难实现，所以是沿着设定好的路径循迹）。 同时有超声波避障功能。 还有一些密码锁，music的小tricks就自己摸索吧
☆12Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for The-car-base-on-FPGA
- Hardware implementation of HDR image producing algorithm☆15Updated 2 years ago
- 使用FPGA制作机器人，并使用python建立上位机，FPGA机器人通过控制ESP8266通过WiFi进行无线通讯，来达到上位机控制FPGA机器人的目的☆17Updated 4 years ago
- 使用国产FPGA厂商安路公司的开发板做的一款基于FPGA的智能导盲杖系统。利用百度LBS开放平台做到自主导航，与Arduino互联实现PID算法，摄像头识别红绿灯，超声波自主避障，语音识别，一键拨打紧急联系人等等☆21Updated 4 years ago
- 关于数字IC的笔试面试题☆9Updated 5 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆12Updated 4 years ago
- 数字IC验证案例（SV and UVM）☆25Updated 3 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆14Updated 4 years ago
- 基于FPGA的FFT☆12Updated 5 years ago
- UVM resource from github, run simulation use YASAsim flow☆26Updated 4 years ago
- 包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）☆20Updated 2 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆15Updated 10 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆17Updated 5 years ago
- ☆16Updated 5 years ago
- digital recognition base on FPGA☆12Updated 5 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆17Updated 11 months ago
- 七路图像在FPGA中实现拼接，代码会不断添加进来。☆23Updated 3 years ago
- FPGA纯逻辑实现modbus通信☆16Updated 2 years ago
- HW and SW based implementation of Canny Edge Detection Algorithm.☆12Updated 6 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 2 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆20Updated 2 months ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆35Updated 7 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆19Updated last year
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆10Updated 11 months ago
- Simple demo showing how to use the ping pong FIFO☆13Updated 8 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆54Updated 2 years ago
- An AXI DDR3 SDRAM controller for FPGA☆23Updated 10 months ago
- A python project to automatically generate the UVM testbench document.☆19Updated 8 months ago
- ☆18Updated 2 years ago