fluctlight001 / Nova132Links
A classic five stage pipelined processor
☆13Updated last year
Alternatives and similar repositories for Nova132
Users that are interested in Nova132 are comparing it to the libraries listed below
Sorting:
- ☆86Updated last week
- 适用于龙芯杯团队赛入门选手的应急cache模块☆29Updated last year
- ☆67Updated last year
- ☆67Updated 7 months ago
- verilog module add prefix script 可 用于ysyx项目添加学号☆13Updated last year
- ☆83Updated 5 months ago
- ☆64Updated 3 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆180Updated 11 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated last week
- "aura" my super-scalar O3 cpu core☆24Updated last year
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆40Updated 5 years ago
- ☆20Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 5 months ago
- ☆54Updated 3 weeks ago
- ☆156Updated last week
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆144Updated last year
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆61Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆84Updated 2 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Updated 2 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 6 years ago
- ☆70Updated 2 years ago
- ☆28Updated last month
- CQU Dual Issue Machine☆37Updated last year
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 5 months ago
- Documentation for XiangShan Design☆32Updated 2 weeks ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆123Updated 3 years ago
- Build mini linux for your own RISC-V emulator!☆23Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆52Updated 3 years ago
- ☆22Updated 2 years ago