fluctlight001 / Nova132Links
A classic five stage pipelined processor
☆13Updated last year
Alternatives and similar repositories for Nova132
Users that are interested in Nova132 are comparing it to the libraries listed below
Sorting:
- 适用于龙芯杯团队赛入门选手的应急cache模块☆31Updated last year
- ☆89Updated 2 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆50Updated 2 months ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆145Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆188Updated last year
- ☆67Updated last year
- ☆64Updated 3 years ago
- Asymmetric dual issue in-order microprocessor.☆33Updated 6 years ago
- ☆68Updated 9 months ago
- 龙芯杯个人赛工具包(适用于个人 赛的golden_trace工具)☆62Updated last year
- "aura" my super-scalar O3 cpu core☆24Updated last year
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆41Updated 5 years ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- ☆158Updated this week
- ☆63Updated last month
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 7 months ago
- ☆20Updated last year
- 一生一芯的信息发布和内容网站☆135Updated 2 years ago
- 2022年龙芯杯个人赛 单发射110M(含icache)☆48Updated 3 years ago
- ☆86Updated 3 weeks ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆126Updated 3 years ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆32Updated last year
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆50Updated last year
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆44Updated 5 years ago
- ☆35Updated 2 years ago
- ☆210Updated 7 months ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Updated 2 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆66Updated 3 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last week