Alternatives and similar repositories for Nova132

Users that are interested in Nova132 are comparing it to the libraries listed below

• fluctlight001 / SampleCPU

  View on GitHub
  ☆13Oct 26, 2022Updated 3 years ago
• MrAMS / verilogModuleAddPrefix

  View on GitHub
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Mar 4, 2024Updated last year
• fluctlight001 / Generic-Cache-Module

  View on GitHub
  适用于龙芯杯团队赛入门选手的应急cache模块
  ☆30Mar 13, 2024Updated last year
• fluctlight001 / nscscc2022_single_tools

  View on GitHub
  龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）
  ☆62Mar 6, 2024Updated last year
• fluctlight001 / cpu_for_nscscc2020

  View on GitHub
  2020龙芯杯个人赛 简易双发射60M（含ibuffer）
  ☆41Aug 24, 2020Updated 5 years ago
• cyyself / cyyrv64

  View on GitHub
  My RV64 CPU (Work in progress)
  ☆19Dec 22, 2022Updated 3 years ago
• fluctlight001 / cpu_for_nscscc2022_single

  View on GitHub
  2022年龙芯杯个人赛 单发射110M（含icache）
  ☆48Aug 22, 2022Updated 3 years ago
• gmlayer0 / wired

  View on GitHub
  Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.
  ☆32Aug 9, 2024Updated last year
• shanghai-edu / radius-1xtest

  View on GitHub
  ☆12Jul 3, 2018Updated 7 years ago
• moesoha / phytium-dkms

  View on GitHub
  DKMS package for various Phytium/飞腾 off-tree modules (tested with D2000/8)
  ☆12Sep 30, 2023Updated 2 years ago
• xunqianxun / liguoqi-rv64-cpu

  View on GitHub
  RISC-V 64 CPU
  ☆10Oct 4, 2025Updated 4 months ago
• ChayCai / HierCGRA

  View on GitHub
  HierCGRA: An Open-Source Framework for Large-Scale CGRA with Hierarchical Modeling and Automated Exploration
  ☆14Mar 6, 2023Updated 2 years ago
• massamany / proxyprofiles

  View on GitHub
  GNOME shell extension to swich easily between several proxy profiles.
  ☆10Dec 15, 2021Updated 4 years ago
• SeanMcLoughlin / digisurf

  View on GitHub
  A TUI signal waveform viewer.
  ☆22Mar 27, 2025Updated 10 months ago
• kuczmmar / Runahead

  View on GitHub
  Running ahead of memory latency - Part II project
  ☆10Jan 7, 2023Updated 3 years ago
• BillYang2016 / CQU-class2ics

  View on GitHub
  重庆大学课程表导出工具，适用于新教务网
  ☆11Sep 30, 2022Updated 3 years ago
• atrosinenko / memtest86-plus-riscv

  View on GitHub
  Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)
  ☆16Jan 26, 2020Updated 6 years ago
• vijos / vijosos

  View on GitHub
  Vijos: Vijos Isn't Just an Operating System
  ☆10May 31, 2020Updated 5 years ago
• YukariChiba / tgbot

  View on GitHub
  @YukariChibaBot in Telegram
  ☆10Oct 6, 2025Updated 4 months ago
• jiegec / verilog-lang

  View on GitHub
  A hand-written recursive decent Verilog parser.
  ☆10Jan 30, 2026Updated 2 weeks ago
• yu-yake2002 / ysyx-docker

  View on GitHub
  A docker image for One Student One Chip's debug exam
  ☆10Sep 22, 2023Updated 2 years ago
• dramforever / ixayoi

  View on GitHub
  (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
  ☆12Sep 9, 2021Updated 4 years ago
• HE7086 / pdf-md5-hashquine

  View on GitHub
  A PDF that shows its own MD5
  ☆11Jan 2, 2023Updated 3 years ago
• katahiromz / DragDropSamples

  View on GitHub
  Win32 Dragging and Dropping sample programs
  ☆13Dec 14, 2022Updated 3 years ago
• Sen-Deng / CipherH

  View on GitHub
  CIPHERH: Automated Detection of Ciphertext Side-channel Vulnerabilities in Cryptographic Implementations
  ☆13Dec 17, 2023Updated 2 years ago
• CTSRD-CHERI / garnet

  View on GitHub
  Amazon F1-inspired Xilinx VCU118 hardware design framework
  ☆13Jan 4, 2021Updated 5 years ago
• tongzhou80 / Intel-TSX-test-suite

  View on GitHub
  A suite of simple programs to test Intels' TSX extension
  ☆14May 13, 2017Updated 8 years ago
• lejenome / dotfiles

  View on GitHub
  My dotfiles, My Own Linux System
  ☆10Nov 19, 2024Updated last year
• NickCao / cumu

  View on GitHub
  ☆11Sep 23, 2023Updated 2 years ago
• MAdrid1011 / USTC-NSCSCC

  View on GitHub
  中国科学技术大学龙芯杯参赛作品仓库合集
  ☆16Oct 2, 2024Updated last year
• w43322 / X220-OpenCore

  View on GitHub
  EFI Partition for X220 Hackintosh
  ☆14Sep 23, 2022Updated 3 years ago
• tonyz0x0 / RAM-and-Cache-Measurement

  View on GitHub
  A program that aims to measure the size of RAM an the characteristics of CPU Cache.
  ☆14Nov 12, 2018Updated 7 years ago
• SPYFF / lede-mptcp

  View on GitHub
  Mirror of https://git.lede-project.org/?p=source.git Please send your PRs against this tree. They will be merged via staging trees and ap…
  ☆11Feb 25, 2018Updated 7 years ago
• Maseya / SMB-Utility

  View on GitHub
  An SMB editor originally created by M.K.S
  ☆12Oct 6, 2024Updated last year
• y0fy / CO-lab-material-CQU

  View on GitHub
  重庆大学计算机组成原理、硬件综合设计实验材料
  ☆41Jan 16, 2021Updated 5 years ago
• CQU-CS-LABs / CO-lab-docs-CQU

  View on GitHub
  重庆大学硬件综合设计课程实验文档
  ☆43Jul 22, 2025Updated 6 months ago
• RISMicroDevices / RMM4NC30F2X

  View on GitHub
  Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022
  ☆11Sep 21, 2022Updated 3 years ago
• isnthzy / lightsss-chiplab

  View on GitHub
  本项目已被合并至官方Chiplab中
  ☆13Jan 13, 2025Updated last year
• rstar900 / Dual-Core-RISC-V-Processor

  View on GitHub
  A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.
  ☆14Aug 7, 2022Updated 3 years ago