fluctlight001 / Nova132
A classic five stage pipelined processor
☆13Updated 11 months ago
Alternatives and similar repositories for Nova132:
Users that are interested in Nova132 are comparing it to the libraries listed below
- 适用于龙芯杯团队赛入门选手的应急cache模 块☆21Updated 11 months ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆34Updated 4 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆46Updated 3 months ago
- ☆79Updated this week
- "aura" my super-scalar O3 cpu core☆24Updated 8 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆28Updated 10 months ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆48Updated 11 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated 11 months ago
- 2022年龙芯杯个人赛 单发射110M(含icache)☆44Updated 2 years ago
- ☆53Updated last month
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆122Updated 7 months ago
- ☆63Updated 2 years ago
- ☆61Updated 6 months ago
- ☆32Updated last year
- CQU Dual Issue Machine☆35Updated 7 months ago
- ☆59Updated last week
- 2022龙芯杯个人赛三等奖作品☆13Updated last year
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆10Updated 10 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆20Updated 7 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆47Updated 2 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆38Updated last year
- ☆20Updated last year
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆137Updated 4 months ago
- ☆15Updated 6 months ago
- A RISC-V RV32I ISA Single Cycle CPU☆22Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆74Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated 11 months ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆46Updated last year
- ☆33Updated 5 years ago