fluctlight001 / Nova132Links
A classic five stage pipelined processor
☆13Updated last year
Alternatives and similar repositories for Nova132
Users that are interested in Nova132 are comparing it to the libraries listed below
Sorting:
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 7 months ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆26Updated last year
- "aura" my super-scalar O3 cpu core☆24Updated last year
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆54Updated last year
- ☆86Updated last month
- ☆67Updated 4 months ago
- ☆66Updated 10 months ago
- ☆64Updated 2 years ago
- ☆64Updated last month
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆19Updated 6 months ago
- 2022年龙芯杯个人赛 单发射110M(含icache)☆45Updated 2 years ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 2 months ago
- Build mini linux for your own RISC-V emulator!☆21Updated 8 months ago
- ☆22Updated 2 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated last month
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆28Updated 2 years ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆21Updated 3 months ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆35Updated 4 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆80Updated last year
- ☆29Updated this week
- ☆19Updated 9 months ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated last year
- ☆18Updated 2 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆164Updated 7 months ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- 关于移植模型至gemmini的文档☆27Updated 3 years ago
- ☆35Updated last year