fluctlight001 / Nova132Links
A classic five stage pipelined processor
☆13Updated last year
Alternatives and similar repositories for Nova132
Users that are interested in Nova132 are comparing it to the libraries listed below
Sorting:
- 适用于龙芯杯团队赛入门选手的应急cache模块☆27Updated last year
- ☆86Updated last month
- ☆66Updated 10 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆20Updated 7 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 7 months ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 3 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆55Updated last year
- ☆64Updated 2 years ago
- ☆72Updated 2 months ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆35Updated 4 years ago
- ☆68Updated 4 months ago
- 2022年龙芯杯个人赛 单发射110M(含icache)☆45Updated 2 years ago
- Second Prize in NSCSCC 2024. Developed by team NoAXI from Hangzhou Dianzi University.☆17Updated 9 months ago
- ☆19Updated 10 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆17Updated 6 years ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆29Updated 2 years ago
- Documentation for XiangShan Design☆27Updated last month
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆48Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆171Updated 8 months ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆138Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 2 months ago
- ☆31Updated 2 weeks ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆21Updated 4 months ago
- ☆24Updated 3 months ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆26Updated 10 months ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year