esl-epfl / 3d-iceLinks
3D-ICE Official github repository
☆26Updated 2 years ago
Alternatives and similar repositories for 3d-ice
Users that are interested in 3d-ice are comparing it to the libraries listed below
Sorting:
- HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.☆125Updated last year
- Source code for Multifidielity Thermal Modeling for 2.5D and 3D Multi-Chiplet Architectures☆17Updated 3 weeks ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆29Updated 2 years ago
- ☆34Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆73Updated 6 months ago
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆28Updated 5 years ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆84Updated 3 months ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆24Updated 4 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆59Updated 3 months ago
- A list of our chiplet simulaters☆39Updated 3 months ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆29Updated last year
- a Computing In Memory emULATOR framework☆14Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆155Updated this week
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆72Updated last year
- An Open-Source Tool for CGRA Accelerators☆73Updated 2 weeks ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆69Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆164Updated last year
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆175Updated 10 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆63Updated last month
- Benchmark framework of synaptic device technologies for a simple neural network☆212Updated 3 years ago
- Kratos: An FPGA Benchmark for Unrolled Deep Neural Networks with Fine-Grained Sparsity and Mixed Precision☆12Updated last week
- Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020☆11Updated 4 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆60Updated 2 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆158Updated last month
- CATCH 1.0, Initial full release of CATCH cost model.☆15Updated 2 months ago
- ☆60Updated 2 weeks ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- An integrated CGRA design framework☆90Updated 6 months ago
- This repository contains the code for this paper: Chiplet-Gym: An RL-based Optimization Framework for Chiplet-based AI Accelerator☆18Updated last year