Alternatives and similar repositories for 3d-ice

Users that are interested in 3d-ice are comparing it to the libraries listed below

• AlishKanani / MFIT

  View on GitHub
  Source code for Multifidielity Thermal Modeling for 2.5D and 3D Multi-Chiplet Architectures
  ☆21Jan 29, 2026Updated 2 weeks ago
• KFM135 / chiplet-optimizer

  View on GitHub
  This repository contains the code for this paper: Chiplet-Gym: An RL-based Optimization Framework for Chiplet-based AI Accelerator
  ☆22Sep 28, 2024Updated last year
• fgr1986 / vlsi_memristor_compact_model

  View on GitHub
  Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices sett…
  ☆47Oct 31, 2019Updated 6 years ago
• aspdac-submission-pcb-layout / PCBBenchmarks

  View on GitHub
  ☆24Aug 11, 2020Updated 5 years ago
• YongshengGuo / GDSImportWizard

  View on GitHub
  功能简介：程序通过Technology文件转出准确的叠层和材料参数，生成XML控制文档，把GDS文件导入3D Layout或者SIwave中进行仿真，适用于2.5D/3D封装的Interposer仿真。 Readme: The program extract acc…
  ☆32Jul 17, 2025Updated 6 months ago
• peaclab / PACT

  View on GitHub
  PACT: A Parallel Compact Thermal Simulator
  ☆65Jan 16, 2026Updated 3 weeks ago
• DfX-NYUAD / Corblivar

  View on GitHub
  Corblivar is a simulated-annealing-based floorplanning suite for 3D ICs
  ☆34Jun 1, 2024Updated last year
• sparsh0mittal / destiny_3d_cache

  View on GitHub
  Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…
  ☆26Dec 18, 2024Updated last year
• hplp / PiMulator

  View on GitHub
  Processing in Memory Emulation
  ☆23Feb 24, 2023Updated 2 years ago
• zhaijw18 / mcpat-calib-public

  View on GitHub
  A RISC-V BOOM Microarchitecture Power Modeling Framework
  ☆31May 12, 2023Updated 2 years ago
• MarwanMohamed12 / PCIe_GEN5_Verification

  View on GitHub
  Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM
  ☆24Jul 17, 2025Updated 6 months ago
• Shengwei-Peng / DataDriven-IGBT-Inverter-Modeling

  View on GitHub
  This repository contains the code and dataset for the paper "Data-Driven Modeling of Three-Phase IGBT Two-Level Inverter for Electrical D…
  ☆10Jul 20, 2024Updated last year
• vlotnik / uvm_modem

  View on GitHub
  UVM components for DSP tasks (MODulation/DEModulation)
  ☆14Mar 2, 2022Updated 3 years ago
• andestech / pss-gen

  View on GitHub
  PSSGen: Portable Test and Stimulus Standard DSL Generator
  ☆14Dec 29, 2025Updated last month
• RIOSLaboratory / OpenXRAM

  View on GitHub
  sram/rram/mram.. compiler
  ☆46Sep 11, 2023Updated 2 years ago
• RotemBenHur / SIMPLER-MAGIC

  View on GitHub
  SIMPLER MAGIC: Synthesis and In-memory MaPping of Logic Execution in a single Row for Memristor Aided loGIC
  ☆12Dec 5, 2019Updated 6 years ago
• zhujialin2018 / mumax3-STT-SOT

  View on GitHub
  mumax3 with sot(spin orbit torque)
  ☆11Mar 3, 2023Updated 2 years ago
• MorSinay / BBO

  View on GitHub
  BBO optimiser
  ☆11Feb 11, 2020Updated 6 years ago
• halfmanli / ChipletDesignFlow

  View on GitHub
  ☆14Oct 11, 2024Updated last year
• StanfordASL / SSMR-for-control

  View on GitHub
  ☆11Jan 25, 2024Updated 2 years ago
• gouarin / GenEO

  View on GitHub
  ☆12Jan 13, 2023Updated 3 years ago
• waviousllc / wav-wlink-hw

  View on GitHub
  Wavious Wlink
  ☆12Oct 28, 2021Updated 4 years ago
• JoseIuri / UVM_Python

  View on GitHub
  This repository contains an example of the connection between an UVM Testbench and a Python reference model.
  ☆12Nov 6, 2019Updated 6 years ago
• datenlord / roce-sim

  View on GitHub
  ☆12Dec 27, 2022Updated 3 years ago
• qingyangqing / quantized-rram-net

  View on GitHub
  Quantized training method for RRAM-based systems.
  ☆12Sep 24, 2018Updated 7 years ago
• Rishabh-zhcet / Analog-to-Digital-Converter

  View on GitHub
  This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …
  ☆11May 2, 2022Updated 3 years ago
• Ziheng-W / systolic-array-verilog

  View on GitHub
  verilog实现systolic array及配套IO
  ☆11Dec 2, 2024Updated last year
• openhwgroup / cvw-arch-verif

  View on GitHub
  The purpose of the repo is to support CORE-V Wally architectural verification
  ☆17Nov 11, 2025Updated 3 months ago
• Raamakrishnan / verilog-filelist-parser

  View on GitHub
  A Verilog Filelist parser in Rust
  ☆11Mar 25, 2022Updated 3 years ago
• uulm-mrm / aduulm_360_dataset

  View on GitHub
  ADUULM-360 dataset access, tools, and baseline models
  ☆10Sep 11, 2024Updated last year
• marg-tools / CoMeT

  View on GitHub
  An EDA toolchain for integrated core-memory interval thermal simulations of 2D, 2.5, and 3D multi-/many-core processors
  ☆51Aug 5, 2025Updated 6 months ago
• lamda-bbo / Open3DBench

  View on GitHub
  Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".
  ☆79Jun 11, 2025Updated 8 months ago
• baichen318 / boom-explorer-public

  View on GitHub
  The open-sourced version of BOOM-Explorer
  ☆45May 31, 2023Updated 2 years ago
• YixuanSeanZhou / Quantized_Neural_Nets

  View on GitHub
  Code to implement the experiments in "Post-training Quantization for Neural Networks with Provable Guarantees" by Jinjie Zhang, Yixuan Zh…
  ☆11Jun 2, 2023Updated 2 years ago
• kei-seu / I2C

  View on GitHub
  UVM verification platform for DW_apb_i2c IP core(Master Mode)
  ☆11Aug 21, 2023Updated 2 years ago
• mean9park / BitFusion-verilog

  View on GitHub
  bitfusion verilog implementation
  ☆12Feb 21, 2022Updated 3 years ago
• 1z2s3e4v / 3d-placer

  View on GitHub
  iccad contest 2022 problem B
  ☆16Sep 4, 2022Updated 3 years ago
• sathvikbhat / vlsi_physical_design_automation

  View on GitHub
  A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.
  ☆13Jun 9, 2021Updated 4 years ago
• AMReX-Codes / ATPESC-codes

  View on GitHub
  Example codes for ATPESC
  ☆14Jul 31, 2025Updated 6 months ago