esl-epfl / 3d-ice
3D-ICE Official github repository
☆17Updated last year
Alternatives and similar repositories for 3d-ice:
Users that are interested in 3d-ice are comparing it to the libraries listed below
- HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.☆90Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆23Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆59Updated 9 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆65Updated last year
- ☆23Updated 3 years ago
- ☆39Updated 4 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆136Updated 5 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆60Updated 2 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆24Updated last year
- An Open-Source Tool for CGRA Accelerators☆58Updated 3 weeks ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆46Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆47Updated this week
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆21Updated 3 years ago
- A list of our chiplet simulaters☆26Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆66Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆44Updated 4 months ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆158Updated 2 months ago
- An integrated CGRA design framework☆85Updated 2 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆157Updated 4 years ago
- ☆99Updated 4 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆41Updated 9 months ago
- The open-sourced version of BOOM-Explorer☆36Updated last year
- ☆27Updated 5 years ago
- RTL implementation of Flex-DPE.☆97Updated 4 years ago
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆109Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆85Updated 4 years ago
- ☆50Updated last week
- This is a verilog implementation of 4x4 systolic array multiplier☆43Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆40Updated 5 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆127Updated 2 weeks ago