esl-epfl / 3d-ice
3D-ICE Official github repository
☆13Updated last year
Related projects ⓘ
Alternatives and complementary repositories for 3d-ice
- HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.☆82Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆53Updated 6 months ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆15Updated this week
- ☆23Updated 3 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆181Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆45Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆118Updated 8 months ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆21Updated 3 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆22Updated last year
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆141Updated 5 months ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆55Updated 2 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆38Updated last year
- Architecture for RRAM multilevel programming☆16Updated 6 years ago
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆56Updated 2 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆64Updated 10 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆68Updated 2 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆20Updated 4 years ago
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆104Updated 6 years ago
- A list of our chiplet simulaters☆20Updated 3 years ago
- ☆19Updated 10 months ago
- Benchmark framework of synaptic device technologies for a simple neural network☆27Updated 4 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆70Updated 5 years ago
- ☆26Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆128Updated 4 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆75Updated 2 years ago
- An integrated CGRA design framework☆83Updated this week
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆35Updated 8 months ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆161Updated 5 years ago