esl-epfl / 3d-iceLinks
3D-ICE Official github repository
☆23Updated 2 years ago
Alternatives and similar repositories for 3d-ice
Users that are interested in 3d-ice are comparing it to the libraries listed below
Sorting:
- HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.☆120Updated last year
- Source code for Multifidielity Thermal Modeling for 2.5D and 3D Multi-Chiplet Architectures☆15Updated 5 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆27Updated 2 years ago
- ☆34Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆73Updated 5 months ago
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆23Updated 3 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆210Updated 3 years ago
- A list of our chiplet simulaters☆33Updated last month
- ☆43Updated 10 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆43Updated 2 months ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆43Updated 4 months ago
- ☆84Updated last month
- a Computing In Memory emULATOR framework☆13Updated last year
- ☆179Updated 4 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆181Updated 5 years ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆170Updated 8 months ago
- ☆21Updated 2 months ago
- CATCH 1.0, Initial full release of CATCH cost model.☆15Updated 2 weeks ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆77Updated 2 months ago
- An integrated CGRA design framework☆90Updated 4 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆47Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆159Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 2 months ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆69Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆23Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆52Updated 4 years ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 3 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆148Updated this week
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆72Updated last year