toddmaustin / simplesim-3.0View external linksLinks
SimpleScalar version 3.0 (official repository)
☆59Mar 26, 2023Updated 2 years ago
Alternatives and similar repositories for simplesim-3.0
Users that are interested in simplesim-3.0 are comparing it to the libraries listed below
Sorting:
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆31May 12, 2023Updated 2 years ago
- A simple utility for doing RISC-V HPM perf monitoring.☆18May 8, 2017Updated 8 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 5 months ago
- RV64emu is a riscv64 emulator written in rust,can run linux !☆22Oct 5, 2024Updated last year
- Lab assignments for the Agile Hardware Design course☆18Nov 14, 2025Updated 3 months ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆27Nov 1, 2025Updated 3 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- A Heterogeneous GPU Platform for Chipyard SoC☆42Updated this week
- Open-source Neural Processing Unit (NPU) from China ❤☆36Jan 29, 2025Updated last year
- ☆22Sep 24, 2023Updated 2 years ago
- A Toy-Purpose TPU Simulator☆21Jun 7, 2024Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Feb 3, 2026Updated last week
- A Rocket-based RISC-V superscalar in-order core☆38Oct 5, 2025Updated 4 months ago
- ☆30Jan 23, 2025Updated last year
- ☆24Nov 14, 2023Updated 2 years ago
- Stable, non-KVM version of PTLsim.☆29Feb 16, 2016Updated 10 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Apr 13, 2025Updated 10 months ago
- ☆12Aug 12, 2022Updated 3 years ago
- A super tiny RISC-V emulator that is able to run xv6.☆75Aug 16, 2022Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Dec 24, 2025Updated last month
- simple RISC-V 64bit emulator, which can boot linux kernel.☆11Oct 16, 2023Updated 2 years ago
- edX silicon photonics course☆12Mar 21, 2018Updated 7 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆15Nov 24, 2025Updated 2 months ago
- Topics in Machine Learning Accelerator Design☆94Feb 16, 2023Updated 3 years ago
- CQU Dual Issue Machine☆38Jun 23, 2024Updated last year
- FPGA and GPU acceleration of LeNet5☆35Jul 9, 2019Updated 6 years ago
- ☆91Nov 12, 2025Updated 3 months ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Jul 25, 2024Updated last year
- Unix-like operating system for CNC / Machine Control applications☆10Jun 12, 2018Updated 7 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- CrazyDiskInfo is an interactive TUI S.M.A.R.T viewer for Unix systems.☆10Aug 9, 2022Updated 3 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- Android pin cracker☆13Mar 25, 2022Updated 3 years ago
- Docker based RELK stack (Rabbitmq, Elastic, Logstash, Kibana)☆13Mar 7, 2018Updated 7 years ago
- A fork of the disktype disk and disk image format detection tool☆11Nov 16, 2016Updated 9 years ago
- example using the httpapi connection plugin☆11Sep 19, 2018Updated 7 years ago
- Framework for writing tests for RISC-V CPU/SOC validation.☆11Jan 19, 2026Updated 3 weeks ago