srivatsankrishnan / oss-arch-gym
Open source version of ArchGym project.
☆108Updated 2 months ago
Alternatives and similar repositories for oss-arch-gym:
Users that are interested in oss-arch-gym are comparing it to the libraries listed below
- ☆50Updated last week
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆68Updated 2 years ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆34Updated last year
- Torch2Chip (MLSys, 2024)☆51Updated this week
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆70Updated 2 years ago
- ☆39Updated 7 months ago
- ☆18Updated this week
- Allo: A Programming Model for Composable Accelerator Design☆183Updated 2 weeks ago
- ☆62Updated 4 years ago
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆30Updated 2 months ago
- Machine-Learning Accelerator System Exploration Tools☆135Updated this week
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆26Updated last year
- A toolchain for rapid design space exploration of chiplet architectures☆41Updated 9 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆57Updated 7 months ago
- ☆36Updated 3 years ago
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆61Updated last year
- HeteroCL-MLIR dialect for accelerator design☆41Updated 4 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆56Updated 3 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆87Updated last month
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 6 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- EQueue Dialect☆40Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆40Updated 8 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆22Updated 4 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆125Updated this week
- The Riallto Open Source Project from AMD☆71Updated 2 months ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 2 months ago
- ☆35Updated 3 months ago
- ☆107Updated 6 months ago